

A63P9336 Series

512K X 36 Bit Synchronous High Speed SRAM with Burst Counter and Pipelined Data Output

Document Title

Preliminary

512K X 36 Bit Synchronous High Speed SRAM with Burst Counter and Pipelined Data Output

Revision History

Rev. No. History

0.0 Initial issue

Issue Date March 3, 2007

Remark Preliminary



A63P9336 Series

Preliminary

512K X 36 Bit Synchronous High Speed SRAM with Burst Counter and Pipelined Data Output

Features

- Fast access times: 2.6/2.8/3.2/3.5/3.8/4.2 ns (250/227/200/166/150/133 MHz)
- Single +2.5V+5% or +2.5V-5% power supply
- Synchronous burst function
- Individual Byte Write control and Global Write
- Registered output for pipelined applications

General Description

The A63P9336 is a high-speed SRAM containing 18M bits of bit synchronous memory, organized as 512K words by 36 bits.

The A63P9336 combines advanced synchronous peripheral circuitry, 2-bit burst control, input registers, output registers and a 512KX36 SRAM core to provide a wide range of data RAM applications.

The positive edge triggered single clock input (CLK) controls all synchronous inputs passing through the registers. Synchronous inputs include all addresses (A0 - A18), all data inputs (I/O1 - I/O36), active LOW chip enable (\overline{CE}), two additional chip enables (CE2, $\overline{CE2}$), burst control inputs (\overline{ADSC} , \overline{ADSP} , \overline{ADV}), byte write enables (\overline{BWE} , $\overline{BW1}$, $\overline{BW2}$, $\overline{BW3}$, $\overline{BW4}$) and Global Write (\overline{GW}). Asynchronous inputs include

Three separate chip enables allow wide range of options for CE control, address pipelining

- Selectable BURST mode
- SLEEP mode (ZZ pin) provided
- Available in 100-pin LQFP package
- All Pb-free (Lead-free) products are RoHS compliant

output enable ($\overline{\text{OE}}$), clock (CLK), BURST mode (MODE) and SLEEP mode (ZZ).


Burst operations can be initiated with either the address status processor ($\overline{\text{ADSP}}$) or address status controller ($\overline{\text{ADSC}}$) input pin. Subsequent burst sequence burst addresses can be internally generated by the A63P9336 and controlled by the burst advance ($\overline{\text{ADV}}$) pin. Write cycles are internally self-timed and synchronous with the rising edge of the clock (CLK).

This feature simplifies the write interface. Individual Byte enables allow individual bytes to be written. $\overline{BW1}$ controls I/O1 - I/O9, $\overline{BW2}$ controls I/O10 - I/O18, $\overline{BW3}$ controls I/O19 - I/O27, and $\overline{BW4}$ controls I/O28 - I/O36, all on the condition that \overline{BWE} is LOW. \overline{GW} LOW causes all bytes to be written.

1




Pin Configuration





Block Diagram





Pin Description

Pin No.	Symbol	Description
32 – 37, 42 - 50, 81, 82, 99, 100	A0 - A18	Address Inputs
89	CLK	Clock
87, 93 - 96	BWE , BW1 - BW4	Byte Write Enables
88	GW	Global Write
86	ŌĒ	Output Enable
92, 97, 98	CE2,CE2, CE	Chip Enables
83	ADV	Burst Address Advance
84	ADSP	Processor Address Status
85	ADSC	Controller Address Status
31	MODE	Burst Mode: HIGH or NC (Interleaved burst) LOW (Linear burst)
64	ZZ	Asynchronous Power-Down (Snooze): HIGH (Sleep) LOW or NC (Wake up)
1,2, 3, 6 - 9, 12, 13, 18, 19, 22 - 25, 28, 29, 30,51,52, 53, 56 - 59, 62, 63, 68, 69, 72 - 75, 78, 79,80	I/O1- I/O36	Data Inputs/Outputs
15, 41, 65, 91	VCC	Power Supply
17, 40, 67, 90	GND	Ground
4, 11, 20, 27, 54, 61, 70, 77	VCCQ	Isolated Output Buffer Supply
5, 10, 21, 26, 55, 60, 71, 76	GNDQ	Isolated Output Buffer Ground



Synchronous Truth Table (See Notes 1 Through 5)

Operation	Address Used	CE	CE2	CE2	ADSP	ADSC	ADV	WRITE	ŌĒ	CLK	I/O Operation
Deselected Cycle, Power-down	NONE	Н	Х	Х	Х	L	Х	Х	Х	L-H	High-Z
Deselected Cycle, Power-down	NONE	L	Х	L	L	Х	Х	Х	Х	L-H	High-Z
Deselected Cycle, Power-down	NONE	L	Н	Х	L	Х	Х	Х	Х	L-H	High-Z
Deselected Cycle, Power-down	NONE	L	Х	L	Н	L	Х	Х	Х	L-H	High-Z
Deselected Cycle, Power-down	NONE	L	Н	Х	Н	L	Х	Х	Х	L-H	High-Z
READ Cycle, Begin Burst	External	L	L	н	L	Х	Х	Х	L	L-H	Dout
READ Cycle, Begin Burst	External	L	L	Н	L	Х	Х	Х	Н	L-H	High-Z
WRITE Cycle, Begin Burst	External	L	L	Н	Н	L	Х	L	Х	L-H	Din
READ Cycle, Begin Burst	External	L	L	Н	Н	L	Х	Н	L	L-H	Dout
READ Cycle, Begin Burst	External	L	L	Н	Н	L	Х	Н	Н	L-H	High-Z
READ Cycle, Continue Burst	Next	Х	Х	Х	Н	Н	L	Н	L	L-H	Dout
READ Cycle, Continue Burst	Next	Х	Х	Х	Н	Н	L	Н	Н	L-H	High-Z
READ Cycle, Continue Burst	Next	Н	Х	Х	х	Н	L	Н	L	L-H	Dout
READ Cycle, Continue Burst	Next	Η	Х	Х	Х	Н	L	Н	Н	L-H	High-Z
WRITE Cycle, Continue Burst	Next	Х	Х	Х	Н	Н	L	L	Х	L-H	Din
WRITE Cycle, Continue Burst	Next	Η	Х	Х	Х	Н	L	L	Х	L-H	Din
READ Cycle, Suspend Burst	Current	Х	Х	Х	Н	Н	Н	Н	L	L-H	Dout
READ Cycle, Suspend Burst	Current	Х	Х	Х	Н	Н	Н	Н	Н	L-H	High-Z
READ Cycle, Suspend Burst	Current	Н	Х	Х	Х	Н	Н	Н	L	L-H	Dout
READ Cycle, Suspend Burst	Current	Н	Х	Х	Х	Н	Н	Н	Н	L-H	High-Z
WRITE Cycle, Suspend Burst	Current	Х	Х	Х	Н	Н	Н	L	Х	L-H	Din
WRITE Cycle, Suspend Burst	Current	Н	Х	Х	Х	Н	Н	L	Х	L-H	Din



- Notes: 1. X = "Disregard", H = Logic High, L = Logic Low.
 - 2. WRITE = L means:
 - 1) Any \overline{BWx} ($\overline{BW1}$, $\overline{BW2}$, $\overline{BW3}$, or $\overline{BW4}$) and \overline{BWE} are low or
 - 2) $\overline{\text{GW}}$ is low.
 - 3. All inputs except \overline{OE} must be synchronized with setup and hold times around the rising edge (L-H) of CLK.
 - 4. For write cycles that follow read cycles, \overline{OE} must be HIGH before the input data request setup time and held HIGH throughout the input data hold time.
 - 5. ADSP LOW always initiates an internal Read at the L-H edge of CLK. A Write is performed by setting one or more byte write enable signals and BWE LOW or \overline{GW} LOW for the subsequent L-H edge of CLK. Refer to the Write timing diagram for clarification.

Write Truth Table

Operation	GW	BWE	BW1	BW2	BW3	BW4
READ	Н	Н	х	х	х	х
READ	Н	L	Н	Н	Н	н
WRITE Byte 1	Н	L	L	Н	Н	н
WRITE all bytes	н	L	L	L	L	L
WRITE all bytes	L	х	х	х	х	х

First Address (External)	Second Address (Internal)	Third Address (Internal)	Fourth Address (Internal)
X X00	X X01	X X10	X X11
X X01	X X10	X X11	X X00
X X10	X X11	X X00	X X01
X X11	X X00	X X01	X X10

Linear Burst Address Table (MODE = LOW)

Interleaved Burst Address Table (MODE = HIGH or NC)

First Address (External)	Second Address (Internal)	Third Address (Internal)	Fourth Address (Internal)
X X00	X X01	X X10	X X11
X X01	X X00	X X11	X X10
X X10	X X11	X X00	X X01
X X11	X X10	X X01	X X00

Absolute Maximum Ratings*

*Comments

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to this device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied or intended. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

Recommended DC Operating Conditions

(0°C \leq Ta \leq 70°C, VCC, VCCQ = 2.5V+5% or 2.5V-5%, unless otherwise noted)

Symbol	Parameter	Min.	Тур.	Max.	Unit	Note
VCC	Supply Voltage (Operating Voltage Range)	2.375	2.5	2.625	V	
VCCQ	Isolated Input Buffer Supply	2.375	2.5	2.625	V	
GND	Supply Voltage to GND	0.0	-	0.0	V	
Viн	Input High Voltage	1.7	-	VCC+0.	V	1, 2
Vihq	Input High Voltage (I/O Pins)	1.7	-	VCC+0.	V	
Vil	Input Low Voltage	-0.3	-	0.7	V	1, 2





DC Electrical Characteristics

(0°C \leq Ta \leq 70°C, VCC, VCCQ = 2.5V+5% or 2.5V-5%,	unless otherwise noted)
---	-------------------------

Symbol	Parameter	Min.	Max.	Unit	Test Conditions	Note
Iu	Input Leakage Current	-	±2.0	μΑ	All inputs VIN = GND to VCC	
ILO	Output Leakage Current	-	±2.0	μΑ	\overline{OE} = VIH, Vout = GND to VCC	
lcc1	Supply Current	-	400	mA	Device selected; VCC = max. lout = 0mA, all inputs = Viн or ViL Cycle time = tкc min.	3, 11
ISB1	Standby Current	-	180	mA	Device deselected; VCC = max. All inputs are fixed. All inputs \ge VCC - 0.2V or \le GND + 0.2V Cycle time = tkc min.	11
ISB2		-	150	mA	$ZZ \ge VCC - 0.2V$	
Vol	Output Low Voltage	-	0.4	V	lo∟ = 1 mA	
Vон	Output High Voltage	2.0	-	V	lон = -1 mA	

Capacitance

Symbol	Parameter	Тур.	Max.	Unit	Conditions
Cin	Input Capacitance	3	4	pF	Ta = 25 C; f = 1MHz
Сію	Input/Output Capacitance	4	5	pF	VCC = 2.5V

* These parameters are sampled and not 100% tested.



$\label{eq:action} \mbox{AC Characteristics} \qquad (0^\circ C \leq T_{\mbox{A}} \leq 70^\circ C, \mbox{ VCC} = 2.5 \mbox{V+5\% or } 2.5 \mbox{V-5\%})$

Symbol	Parameter	-2	.6	-2	.8	-3	.2	-3	.5	-3	.8	-4	.2	Unit	Note
		Min.	Max												
tкc	Clock Cycle Time	4.0	-	4.4	-	5.0	-	6.0	-	6.7	-	7.5	-	ns	
tкн	Clock High Time	1.7	-	2.0	-	2.0	-	2.2	-	2.5	-	3.0	-	ns	
tĸ∟	Clock Low Time	1.7	-	2.0	-	2.0	-	2.2	-	2.5	-	3.0	-	ns	
tкq	Clock to Output Valid	-	2.6	-	2.8	-	3.2	-	3.5	-	3.8	-	4.2	ns	
tκαx	Clock to Output Invalid	1.5	-	1.5	-	1.5	-	1.5	-	1.5	-	1.5	-	ns	
tkq∟z	Clock to Output in Low-Z	1.5	-	1.5	-	1.5	-	1.5	-	1.5	-	1.5	-	ns	5, 6
tкqнz	Clock to Output in High-Z	1.5	2.6	1.5	2.8	1.5	3.0	1.5	3.0	1.5	3.0	1.5	3.5	ns	5, 6
toeq	OE to Output Valid	-	2.6	-	2.8	-	3.2	-	3.5	-	3.8	-	4.2	ns	8
toelz	OE to Output in Low-Z	0	-	0	-	0	-	0	-	0	-	0	-	ns	5, 6
tоенz	OE to Output in High-Z	-	2.6	-	2.8	-	3.2	-	3.5	-	3.8	-	4.2	ns	5, 6
Setup T	ïmes			1	1					1	1		1		
tas	Address	1.2	-	1.4	-	1.4	-	1.5	-	1.5	-	1.5	-	ns	7, 9
tadss	Address Status (ADSC, ADSP)	1.2	-	1.4	-	1.4	-	1.5	-	1.5	-	1.5	-	ns	7, 9
tadvs	Address Advance (ADV)	1.2	-	1.4	-	1.4	-	1.5	-	1.5	-	1.5	-	ns	7, 9
tws	Write Signals (BW1, BW2, BW3, BW4, BWE, GW)	1.2	-	1.4	-	1.4	-	1.5	-	1.5	-	1.5	-	ns	7, 9
tos	Data-in	1.2	-	1.4	-	1.4	-	1.5	-	1.5	-	1.5	-	ns	7, 9
tces	Chip Enable (CE , CE2, CE2)	1.2	-	1.4	-	1.4	-	1.5	-	1.5	-	1.5	-	ns	7, 9



AC Characteristics (continued)

Symbol	Parameter	-2	.6	-2	.8	-3	.2	-3	.5	-3	.8	-4	.2	Unit	Note
		Min.	Max												
Hold Tin	nes														
tан	Address	0.3	-	0.4	-	0.5	-	0.5	-	0.5	-	0.5	-	ns	7, 9
tadvh	Address Status (ADSC, ADSP)	0.3	-	0.4	-	0.5	-	0.5	-	0.5	-	0.5	-	ns	7, 9
tаан	Address Advance (ADV)	0.3	-	0.4	-	0.5	-	0.5	-	0.5	-	0.5	-	ns	7, 9
twн	Write Signal (BW1, BW2, BW3, BW4, BWE, GW)	0.3	-	0.4	-	0.5	-	0.5	-	0.5	-	0.5	-	ns	7, 9
tdн	Data-in	0.3	-	0.4	-	0.5	-	0.5	-	0.5	-	0.5	-	ns	7, 9
tсен	Chip Enable $(\overline{CE}, CE2, \overline{CE2})$	0.3	-	0.4	-	0.5	-	0.5	-	0.5	-	0.5	-	ns	7, 9


Notes:

- 3. Icc is given with no output current. Icc increases with greater output loading and faster cycle times.
- 4. Test conditions assume the output loading shown in Figure 1, unless otherwise specified.
- 5. For output loading, $C_L = 5pF$, as shown in Figure 2. Transition is measured $\pm 150mV$ from steady state voltage.
- 6. At any given temperature and voltage condition, tkotz is less than tkotz and toetz is less than toetz.
- 7. A WRITE cycle is defined by at least one Byte Write enable LOW and $\overline{\text{ADSP}}$ HIGH for the required setup and hold times. A READ cycle is defined by all byte write enables HIGH and ($\overline{\text{ADSC}}$ or $\overline{\text{ADV}}$ LOW) or $\overline{\text{ADSP}}$ LOW for the required setup and hold times.
- 8. \overline{OE} has no effect when a Byte Write enable is sampled LOW.
- 9. This is a synchronous device. All addresses must meet the specified setup and hold times for all rising edges of CLK when either $\overline{\text{ADSP}}$ or $\overline{\text{ADSC}}$ is LOW and the chip is enabled. All other synchronous inputs must meet the setup and hold times with stable logic levels for all rising edges of clock (CLK) when the chip is enabled. Chip enable must be valid at each rising edge of CLK when either $\overline{\text{ADSP}}$ or $\overline{\text{ADSC}}$ is LOW to remain enabled.
- 10. The load used for Voн, VoL testing is shown in Figure 2. AC load current is higher than the given DC values. AC I/O curves are available upon request.
- 11. "Device Deselected" means device is in POWER-DOWN mode, as defined in the truth table. "Device Selected" means device is active (not in POWER-DOWN mode).
- 12. MODE pin has an internal pulled-up, and ZZ pin has an internal pulled-down. All of then exhibit an input leakage current of 10μA.
- 13. Snooze (ZZ) input is recommended that users plan for four clock cycles to go into SLEEP mode and four clocks to emerge from SLEEP mode to ensure no data is lost.

^{1.} All voltages refer to GND.



Timing Waveforms




Read Timing

Notes:

- *1. Q(A2) refers to output from address A2. Q(A2+1) refers to output from the internal burst address immediately following A2.
- *2. Timing for $\overline{CE2}$ and CE2 is identical to that for \overline{CE} . As shown in this diagram, when \overline{CE} is LOW, $\overline{CE2}$ is LOW and CE2 is HIGH. When \overline{CE} is HIGH, $\overline{CE2}$ is HIGH and CE2 is LOW.
- *3. Timing shown assumes that the device was not enabled before entering this sequence. \overline{OE} does not cause Q to be driven until after the rising edge of the following clock.



Timing Waveforms (continued)




Write Timing

- Notes: *1. D(A2) refers to output from address A2. D(A2+1) refers to output from the internal burst address immediately following A2.
 - *2. Timing for $\overline{CE2}$ and CE2 is identical to that for \overline{CE} . As shown in the above diagram, when \overline{CE} is LOW, $\overline{CE2}$ is LOW and CE2 is HIGH. When \overline{CE} is HIGH, $\overline{CE2}$ is HIGH and CE2 is LOW.
 - *3. $\overline{\text{OE}}$ must be HIGH before the input data setup, and held HIGH throughout the data hold period. This prevents input/output data contention for the period prior to the time Byte Write enable inputs are sampled.
 - *4. ADV must be HIGH to permit a Write to the loaded address.
 - *5. Byte Write enables are decided by means of a Write truth table.





Timing Waveforms (continued)




Read/Write Timing

- Notes: *1. Q(A4) refers to output from address A4. Q(A4+1) refers to output from the internal burst address immediately following A4.
 - *2. Timing for $\overline{CE2}$ and CE2 is identical to that for \overline{CE} . As shown in this diagram, when \overline{CE} is LOW, $\overline{CE2}$ is LOW and CE2 is HIGH. When \overline{CE} is HIGH, $\overline{CE2}$ is HIGH and CE2 is LOW.
 - *3. Byte Write enables are decided by means of a Write truth table.
 - *4. Pass-through occurs when data is first written, then Read in sequence.



AC Test Conditions

Input Pulse Levels	GND to 2.5V
Input Rise and Fall Times	1.0ns
Input Timing Reference Levels	1.25V
Output Reference Levels	1.25V
Output Load	See Figures 1 and 2








Figure 2. Output Load Equivalent



Ordering Information

Part No.	Access Times (ns)	cess Times (ns) Frequency (MHz) Package	
A63P9336E-2.6F	2.6	250	100L Pb-Free LQFP
A63P9336E-2.8F	2.8	225	100L Pb-Free LQFP
A63P9336E-3.2F	3.2	200	100L Pb-Free LQFP
A63P9336E-3.5F	3.5	166	100L Pb-Free LQFP
A63P9336E-3.8F	3.8	150	100L Pb-Free LQFP
A63P9336E-4.2F	4.2	133	100L Pb-Free LQFP




A63P9336 Series

Package Information

LQFP 100L Outline Dimensions

unit: inches/mm



Symbol	Dimensions in inches			Dimensions in mm		
	Min.	Nom.	Max.	Min.	Nom.	Max.
A1	0.002	-	-	0.05	-	-
A2	0.053	0.055	0.057	1.35	1.40	1.45
b	0.011	0.013	0.015	0.27	0.32	0.37
с	0.005	-	0.008	0.12	-	0.20
HE	0.860	0.866	0.872	21.85	22.00	22.15
E	0.783	0.787	0.791	19.90	20.00	20.10
Ho	0.624	0.630	0.636	15.85	16.00	16.15
D	0.547	0.551	0.555	13.90	14.00	14.10
e	0.026 BSC			0.65 BSC		
L	0.018	0.024	0.030	0.45	0.60	0.75
L1	0.039 REF			1.00 REF		
у	-	-	0.004	-	-	0.1
θ	0°	3.5°	7 °	0°	3.5°	7 °

Notes:

1. Dimensions D and E do not include mold protrusion.

2. Dimensions b does not include dambar protrusion.

Total in excess of the b dimension at maximum material condition.

3. Dambar cannot be located on the lower radius of the foot.