

晶采光電科技股份有限公司 AMPIRE CO., LTD.

SPECIFICATIONS FOR LCD MODULE

CUSTOMER	
CUSTOMER PART NO.	
AMPIRE PART NO.	AM-128160HTMQW-00H
APPROVED BY	
DATE	

AMPIRE CO., LTD.

TOWER A, 4F, No.114, Sec. 1, HSIN-TAI 5th RD., HIS-CHIH, TAIPEI HSIEN, TAIWAN(R.O.C.)

台北縣汐止鎮新台五路一段114號4樓(東方科學園區A棟)

TEL:886-2-26967269, FAX:886-2-26967196 or 886-2-26967270

APPROVED BY	CHECKED BY	ORGANIZED BY
Jelly	dason	302

Date: 2005/7/15 AMPIRE CO., LTD.

[□] Approved For Specifications

[☑] Approved For Specifications & Sample

RECORD OF REVISION

Page	Contents	Editor
-	New Release	Eric
13	Modify Interface specifications	Eric
38	Modify Mechanical drawing.	Jerry
3	Change LCD driver from HX8303 to HX8310	Eric
	- 13 38	- New Release 13 Modify Interface specifications 38 Modify Mechanical drawing.

Features

Main LCD 1.8 inch Amorphous-TFT-LCD (Thin Film Transistor Liquid Crystal Display) for mobile-phone or handy electrical equipments. The Main-LCD adopts one backlight with High brightness 2-lamps white LED.

- (1) Construction: 1.8" a-Si color TFT-LCD with White LED Backlight.
- (2) Main LCD: 2.1 Amorphous-TFT 1.8 inch display, transmissive, Normally white type, 6 o'clock.
 - 2.2 128(RGB)X160 dots Matrix, 1/160 Duty.
 - 2.3 LCD controller is HX8310 or Equivalent.
 - 2.4 Real 262K colors display: 65K: Red-5bit, Green-6bit, Blue-5bit (16-bit interface)
- (3) 16-bit high speed bus interface and high speed RAM-write function.
- (4) Direct data display with display RAM. Main LCD Internal RAM capacity: 52,272bytes
- (5) MPU interface: 16 bits 80-serise parallel interface is available.

3

2 Mechanical specifications

Dimensions and weight

Item		Specifications	Unit
External shape dimensions		*1 34.0 (W) x 65.71(H) x 3.9 (D) Max.	mm
Main	Pixel pitch	0.222 (W) x 0.222(H)	mm
LCD	Active area	28.416 (W) x 35.52 (H)	mm
LOD	Viewing area	29.816 (W) x 36.92 (H)	mm
Weight		8	g

^{*1.} This specification is about External shape on shipment from AMPIRE.

3 Absolute max. ratings and environment

3-1 Absolute max. ratings

Ta=25°C GND=0V

Item	Symbol	Min.	Max.	Unit	Remarks
Power Supply for Logic	VDD – GND	-0.3	+4.6	V	
Power Input Voltage	Vci	-0.3	+4.6	V	
Power voltage	VBATT – GND	-0.3	+5.0	V	
Power Supply for LED backlight	LED A – LED K	-0.5	+10.8	V	
Input voltage	VIN	-0.5	VDD+0.5	V	

3-2 Environment

Date: 2005/7/15

Item	Specifications	Remarks
Storage temperature	Max. +70 °C Min. –30 °C	Note 1: Non-condensing
Operating temperature	Max. +60 °C Min20 °C	Note 1: Non-condensing

Note 1: Ta≦+40 °C · · · · Max.85%RH

Ta>+40 $^{\circ}\text{C} \cdot \cdot \cdot \cdot$ The max. humidity should not exceed the humidity with 40 $^{\circ}\text{C}$ 85%RH.

4 Electrical specifications

4-1 Electrical characteristics of LCD

 $(V_{DD}=2.8V, Ta=25 \,^{\circ}C)$

Item	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
IC power voltage	V_{DD}		2.2	2.8	3.3	V
Power input voltage	Vci		2.5	ı	3.3	V
High-level input voltage	V _{IHC}		0.8V _{DD}		V_{DD}	V
Low-level input voltage	V _{ILC}		0		0.2V _{DD}	V
Consumption current of VDD	I _{DD}	Electric VR value = TBD	-	2.5	4	mA
Consumption current of LED	I _{LED}	V _{LED} =9.8V	-	15	20	mA


1. 1/160 duty

4-2 LED back light specification

Item	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Forward voltage	V_{f}	I _f =15mA	-	9.8	10.8	V
Reverse voltage	V _r		-	-	12	V
Forward current	I _f	2-chip serial	12	15	20	mA
Power Consumption	P _{BL}	I _f =15mA	-	147	-	mW
Uniformity (with L/G)	-	I _f =15mA	80% *1	-	-	
Luminous color	White					
Chip connection	3 chip serial connection					

Bare LED measure position:

LCM measure position:



*1 Uniformity (LT):
$$\frac{Min(P1 \sim P9)}{Max(P1 \sim P9)} \times 100 \ge 80\%$$

Date: 2005/7/15

6

5 Optical characteristics

Main LCD

5.1 Optical characteristics

Driving codition:1/160 Duty

Date: 2005/7/15

LED backlight transmissive module:

Item	Symbol	Temp.	Min.	Std.	Max.	Unit	Conditions
Response	Tr	25 °C	-	15	30	ms	θ =0 ° , φ =0 °
time	Tf	25 °C	-	30	50	1115	(Note 2)
Contrast ratio	CR	25 °C	150	200	-	-	θ =0°, φ =0° LED:ON, LIGHT:OFF (Note 4)
Transmittance	Т	25 °C	-	7.5	-	%	
Visual angle range front and rear	θ	25 °C		(θ f) 35 (θ b) 15		De- gree	φ = 0°, CR \ge 10 LED:ON LIGHT:OFF (Note 3)
Visual angle range left and right	θ	25 °C		(<i>θ</i> l) 45 (<i>θ</i> r) 45		De- gree	φ =90°, CR \ge 10 LED:ON LIGHT:OFF (Note 3)
Visual angle direction priority				6:00			(Note 5)
Brightness				150		Cd/ m2	V _{LED} =9.8V, 15mA Full White pattern

5-2 CIE (x, y) chromaticity (1/160 Duty Ta = 25° C)


Main LCD: (1/160 Duty Ta = 25°C)


Item	Symbol	-	Transmissive	Conditions	
itom	Cymbol	Min.	Std.	Max.	Conditions
Red	х	0.530	0.563	0.600	$\theta = 0^{\circ}$, $\varphi = 0^{\circ}$
	У	0.300	0.336	0.360	,
Green	х	0.290	0.319	0.370	$\theta = 0^{\circ}$, $\varphi = 0^{\circ}$
0.00	У	0.500	0.535	0.560	,
Blue	х	0.110	0.142	0.170	$\theta = 0^{\circ}$, $\varphi = 0^{\circ}$
2.00	У	0.140	0.171	0.200	,
White	х	0.270	0.303	0.340	$\theta = 0^{\circ}$, $\varphi = 0^{\circ}$
	У	0.310	0.341	0.370	,,,

Light source


Item	Symbol		Value	Conditions	
itom	Cymbol	Min.	Std.	Max.	Conditions
Light source	х	0.28	0.315	0.34	$\theta = 0^{\circ}$, $\varphi = 0^{\circ}$
Light source	У	0.28	0.305	0.34	- ,,
Main LCD		900	1100		Unit: cd/m ²
brightness		900	1100	-	(I _{LED} =15mA)

NOTE 1: Optical characteristic measurement system







NOTE 2: Response tome definition




NOTE 3: $\varphi \cdot \theta$ definition



NOTE 4: Contrast definition



NOTE 5: Visual angle direction priority



6 Block Diagram

Date: 2005/7/15

Block diagram (Main LCD)


Display format: Color-TFT transmissive, negative type, 6 o'clock.

Display mode: Normally white

Display composition: 128 x RGB x 160 pixels

LCD Driver: HX8310

Back light: White LED x 2 (I_{LED}=15mA)




7 Interface specifications

Pin No.	Terminal	Functions
1	Α	LED Backlight A terminal
2	K	LED Backlight K terminal
3	GND	GND-terminal for analog circuit
4	VDD	Power input terminal (System Power)
5		Chip select signal.
	/CS	Low: chip can be accessed;
		High: chip cannot be accessed.
	D0	The signal for register index or register command select .
6	RS	Low: Register index or internal status (in read operation);
7	/WR	High: Register command.
8	/WR /RD	Write clock terminal , active "L" (80 series interface) Read clock terminal , active "L" (80 series interface)
		Read clock terminal, active L (ou series interface)
9	D0	
10	D1	
11	D2	
12	D3	
13	D4	
14	D5	
15	D6	
16	D7	Data Bus for 16-bits, 80-series MPU
17	D8	Data bus for fo-bits, oo-series MFO
18	D9	
19	D10	
20	D11	
21	D12	
22	D13	
23	D14	
24	D15	
25	/RESET	Main LCD Reset terminal, active "L"
26	GND	GND-terminal for analog circuit

7.1 System interface

IM bits setting and the type of system interface for Main LCD

IM3	IM0	MPU-interface Mode	DB Pin
0	0	80-system 16-bit interface	DB17 to 10 and 8 to 1




System Interface

7.2 80-system 16-bit interface

80-system 18-bit parallel data transmission is executed by setting IM3/2/1/0 pins to GND/GND/Vcc/GND levels respectively.

Data format for 16-bit interface

Date: 2005/7/15



Data format for 16-bit interface

8 INSTRUCTION DESCRIPTIONS

8.1 Instruction List (HX8310)

Reg.			RS				Upper	Code)						Lower	Code	!		
No.	Register	R/W	RS	IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
IR	Index	0	0	*	*	*	*	*	*	*	*	*	ID6	ID5	ID4	ID3	ID2	ID1	ID0
SR	Status read	1	0	L7	L6	L5	L4	L3	L2	L1	L0	0	0	0	0	0	0	0	0
Dook	Oscillation Start	0	1	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	1
R00h	Device code read	1	1	0	0	1	1	1	0	0	1	0	0	0	1	0	0	0	1
R01h	Driver output control	0	1	0	0	0	0	0	SM	GS	SS	0	0	0	NL4	NL3	NL2	NL1	NL0
R02h	LCD drive AC control	0	1	0	0	0	0	FLD1	FLD0	B/C	EOR	0	0	NW5	NW4	NW3	NW2	NW1	NW0
R03h	Power control (1)	0	1	0	0	0	0	0	BT2	BT1	ВТ0	DC2	DC1	DC0	AP2	AP1	AP0	SLP	STB
R04h	Power control (2)	0	1	CAD	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R05h	Entry mode	0	1	0	0	0	BGR	0	0	HWM	0	0	0	VD1	VD0	AM	LG2	LG1	LG0
R06h	Compare register	0	1	CP15	CP14	CP13	CP12	CP11	CP10	CP9	CP8	CP7	CP6	CP5	CP4	CP3	CP2	CP1	CP0
R07h	Display control	0	1	0	0	0	PT1	PT0	VLE2	VLE1	SPT	0	0	GON	DTE	CL	REV	D1	D0
R08h																			
R09h																			
R0Ah																			
R0Bh	Frame cycle control	0	1	NO1	NO0	SDT1	SDT0	EQ1	EQ0	DIV1	DIV0	0	0	0	0	RTN3	RTN2	RTN1	RTN0
R0Ch	Power control (3)	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	VC2	VC1	VC0
R0Dh	Power control (4)	0	1	0	0	0	0	VRL3	VRL2		VRL0	0	0	0	PON	VRH 3	VRH 2	VRH 1	VRH 0
R0Eh	Power control (5)	0	1	0	0	VCO MG	VDV 4	VDV 3	VDV 2	VDV 1	VDV 0	0	0	0	VCM 4	VCM 3	VCM 2	VCM 1	VCM 0
R0Fh	Gate scan starting position	0	1	0	0	0	0	0	0	0	0	0	0	0	SCN 4	CSN 3	SCN 2	SCN 1	SCN 0
R10h																			
R11h	Vertical scroll control	0	1	0	0	0	0	0	0	0	0	VL7	VL6	VL5	VL4	VL3	VL2	VL1	VL0
R12h																			
R13h																			
R14h	First display drive position	0	1	SE17	SE16	SE15	SE14	SE13	SE12	SE11	SE10	SS17	SS16	SS15	SS14	SS13	S12	SS11	SS10
R15h	Second display drive position	0	1	SE27	SE26	SE25	SE24	SE23	SE22	SE21				SS25	SS24		SS22	SS21	SS20
R16h	Horizontal RAM address position	0	1	HEA 7	HEA 6	HEA 5	HEA 4	HEA 3	HEA 2	HEA 1	HEA 0	HSA 7	HSA 6	HSA 5	HSA 4	HSA 3	HSA 2	HSA 1	HSA 0
R17h	Vertical RAM address position	0	1	VEA7	VEA6	VEA5	VEA4	VEA3	VEA2	VEA1	VEA0	VSA7	VSA6	VSA5	VAS4	VSA3	VSA2	VSA1	VSA0

: Setting disable

15

Reg.	Pagiotar	R/W	RS				Upper	Code	!						Lower	Code	!		
No.	Register	IK/VV	Ko	IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
R18h																			
~																			
R1Fh																			
R20h	RAM Write data mask	0	1	WM1 5	WM1 4	WM1 3	WM1 2	WM1 1	WM1 0	WM9	WM8	WM7	WM6	WM5	WM4	WM3	WM2	WM1	WM0
R21h	RAM address set	0	1			Al	D15-8	(Uppe	er)			AD15-8 (Lower)							
R22h	RAM data write	0	1			Wri	te Dat	a (Up	oer)					Wri	te Dat	a (Lov	ver)		
TVZZII	RAM data read	1	1			Rea	ad Dat	a (Up _l	per)					Rea	ad Dat	a (Lov	ver)		
R23h	Write data Mask18bit(1)	0	1	0	0	WM1 1	WM1 0	WM9	WM8	WM7	WM6	0	0	WM5	WM4	WM3	WM2	WM1	WM0
R24h	Write data Mask18bit(2)	0	1	0	0	0	0	0	0	0	0	0	0	WM 17	WM 16	WM1 5	WM1 4	WM1 3	WM1 2
R25h	Compare register 18bit(1)	0	1	0	0	CP1 1	CP1 0	CP9	CP8	CP7	CP6	0	0	CP5	CP4	CP3	CP2	CP1	CP0
R26h	Compare register 18bit(3)	0	1	0	0	0	0	0	0	0	0	0	0	CP1 7	CP1 6	CP1 5	CP1 4	CP1 3	CP1 2
R30h	γ control (1)	0	1	0	0	0	0	0	PKP 12	PKP 11	PKP 10	0	0	0	0	0	PKP 02	PKP 01	PKP 00
R31h	γ control (2)	0	1	0	0	0	0	0	PKP 32	PKP 31	PKP 30	0	0	0	0	0	PKP 22	PKP 21	PKP 20
R32h	γ control (3)	0	1	0	0	0	0	0	PKP 52	PKP 51	PKP 50	0	0	0	0	0	PKP 42	PKP 41	PKP 40
R33h	γ control (4)	0	1	0	0	0	0	0	PRP 12	PRP 11	PRP 10	0	0	0	0	0	PRP 02	PRP 01	PRP 00
R34h	γ control (5)	0	1	0	0	0	0	0	PKN 12	PKN 11	PKN 10	0	0	0	0	0	PKN 02	PKN 01	PKN 00
R35h	γ control (6)	0	1	0	0	0	0	0	PKN 32	PKN 31	PKN 30	0	0	0	0	0	PKN 22	PKN 21	PKN 20
R36h	γ control (7)	0	1	0	0	0	0	0	PKN 52	PKN 51	PKN 50	0	0	0	0	0	PKN 42	PKN 41	PKN 40
R37h	γ control (8)	0	1	0	0	0	0	0	PRN 12	PRN 11	PRN 10	0	0	0	0	0	PRN 02	PRN 01	PRN 00
R3Ah	γ control (9)	0	1	0	0	0	VRP 14	VRP 13	VRP 12	VRP 11	VRP 10	0	0	0	VRP 03	VRP 02	VRP 01	VRP 01	VRP 00
R3Bh	γ control (10)	0	1	0	0	0	VRN 14	VRN 13	VRN 12	VRN 11	VRN 10	0	0	0	VRN 03	VRN 02	VRN 01	VRN 01	VRN 00
R50h	OP-Amp Control	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	OPF

: Setting disable

8.2 Instruction Explanation

Symbol	Function
L7-0	Indicates the position of raster-row driving the LCD.
SS	Select the output shift direction of the source drivers. 0: The output shift direction S1→S384 1: The output shift direction S384→S1
GS	Select the output shift direction of the gate drivers. 0: The output shift direction G1→G160 1: The output shift direction G160→G1
SM	Changes scan order of the gate driver.
NL4-0	Specify the number of lines for the LCD drive. Number of lines for the LCD drive can be adjusted for every eight raster-rows.
FLD1-0	Sets the number of fields during the n-field interlaced driving.
B/C	0: a B-pattern waveform is generated and alternates in every frame for LCD drive. 1: n raster-row waveform is generated and alternates in each raster-row specified by bits EOR and NW5-NW0 in the LCD driving waveform control register.
EOR	When B/C=1 and EOR=1, the odd/even frame select signals and the n-rater-row reversed signal are alternated.
NW5-0	Specify the number of raster-rows n that will alternate at the C-pattern waveform when B/C is "1".
BGR	Reverse the order from R,G, and B to B,G and R for 16-bit data to be written to the GRAM. 1: CP15-0, WM15-0 bits are automatically changed in the same way.
HWM	1: data are written to the GRAM in high speed.
I/D1-0	The address counter is automatically incremented by 1, after data are written to the GRAM. The address counter is automatically decremented by 1, after data are written to the GRAM.
AM	Set the direction in which the address counter is updated automatically after data are written to the GRAM. 0: The address counter is updated in the horizontal direction. 1: The address counter is updated in the vertical direction.
LG2-0	Compare the data read from the GRAM or write data written from the MPU with the compare registers (CP15-0) by a compare/logical operation and write the result to the GRAM.
CP15-0	Set the value for the compare register, which the data read out from the GRAM or data written to the GRAM .Only in the 16/8 bit interface.
CP17-0	Set the value for the compare register, which the data read from the GRAM or written by the microcomputer .When 18/9 bit interface is in use.
PT1-0	Normalize the source outputs when non-display area is driven is the partial display mode.

Symbol	Function
BT2-0	Change the step-up scale of the step-up circuit.
DC02-00	Select the operating frequency for the step-up circuit.
AP2-0	Adjust the amount of fixed current form the fixed current source in the OP-AMP for the LCD. AP2-0: "000" Halt the operation of OP-AMP to reduce the current consumption.
SLP	1: The sleep mode is selected.
STB	1: The standby mode is selected.
CAD	Set up based on retention capacitor configuration of the TFT panel 0: Using Cst composition. 1: Using Cadd composition.
VC2-0	Adjust the reference voltage for VREG1OUT, VREG2OUT and VciOUT to the optional ratio of Vci.
VLE2-1	VLE1=1: Vertical scroll is executed on the 1 st screen. VLE2=1: Vertical scroll is executed on the 2 nd screen.
SPT	1: an LCD is driven with 2 divided screens.
GON	0: The gate-off level is VGH.
DTE	0:DISPTMG output is fixed to VSS
CL	1: The eight color display mode is selected.
REV	1: The screen is the display area is inverted.
D1-0	D1 = 1 the graphic display is ON. D1 = 0 the graphic display is OFF. (the data are remained in the GRAM) D1-0: "01" the internal display operates, even through the actual display is off. D1-0: "00" both the internal display operations and display operation on the panel are halted.
RTN3-0	Set the 1H (1 raster-row) period.
DIV1-0	Set the division ratio of clocks for internal operations.
EQ1-0	Equalized period
SDT1-0	Determine the amount of delay for the source output from the falling-edge of the gate output.
NO1-0	Specify the amount of non-overlap time for the gate output.
SCN4-0	Set the scanning starting position of the gate driver.
VL7-0	Specify scroll length at the scroll display for vertical smooth scrolling.
VRL3-0	Set magnification of amplification for VREG2OUT voltage.
PON	An operation starting bit for the booster circuit3. 0: Stop operation. 1: Start operation.
VRH3-0	Set the scale for amplifying VREG1OUT voltage.

Symbol	Function
VCOMG	VcomL voltage can output to negative voltage (-5V). VcomL voltage becomes GND and stops the amplifier of the negative voltage.
VDV4-0	Sets amplification factors for Vcom and Vgoff while Vcom AC drive is being performed. When VCOMG=0, this setting is invalid.
VCM4-0	Set the VcomH voltage (The higher voltage during Vcom AC driving).
SS17-10	Specify the driving start position for the first screen in a line unit.
SE17-10	Specify the driving end position for the first screen in a line unit.
SS27-20	Specify the driving start position for the second screen in a line unit.
SE27-20	Specify the driving end position for the second screen in a line unit.
HSA7-0/HEA7-0	Specify the horizontal start/end positions of a window for access in memory.
VSA7-0/VEA7-0	Specify the vertical start/end positions of a window for access in memory.
WM15-0	These bits write-mask the data to be written to the GRAM by a bit unit.
AD15-0	Mask initial settings for the GRAM address in the address counter (AC).
WD15-10	All data are expanded into 18 bits internally before being written to the GRAM.
RD15-0	Read 16-bit data from the GRAM.
PKP52-00	The γ fine adjustment registers for positive polarity.
PRP12-00	The γ gradient adjustment registers for positive polarity.
VRP14-00	The amplitude adjustment registers for positive polarity.
PKN52-00	The γ fine adjustment registers for negative polarity.
PRN12-00	The γ gradient adjustment registers for negative polarity.
VRN14-0	The amplitude adjustment registers for negative polarity.

8.3 Reset Function

If the /RESET input becomes L or the reset command is input, the internal timing generator is initialized. Must be reset after the power is supplied. The time required for the /RESET input is at least 1ms. When the power supply is reset while the power supply is ON, wait at least 10ms after the power has been supplied until the RC oscillation frequency become stabilized. While waiting, do not make initial settings for the instruction set, nor access to the GRAM.

Register	Initial State of Instructions
Start oscillation	Executed
Driver output control	NL4-0="10101", SS="0", CS="0"
LCD driving AC control	FLD1-0="01", B/C="0", NW5-0="000000"
Power control (1)	BT2-0="000", DC2-0="000", AC2-0="000" : LCD power off, SLP="0", STB="0" : Standby mode off
Power control (2)	CAD="0"
Entry mode set	DIT="0", BGR="0", HWM="0", I/D1-0="11" : Increment by 1, AM="0" : Horizontal direction LG2-0="000" : Replace mode
Compare register	CP15-0 : "0000 0000 0000 0000"
Display control	PT1-0="00", VLE2-1="00" : No vertical scroll, SPT="0", GON="0", DTE="0", CL="0" : 65,536-color mode, REV="0", D1-0="000" : Display off
Frame cycle control	NO1-0="00", SDT1-0="00", EQ1-0="00": No equalization, DIV1-0="00": 1 divided clock, RTN3-0="0000": 16 clock in 1H period
Power control (3)	VC2-0="000"
Power control (4)	VRL3-0="0000", PON="0", VRH3-0="0000"
Power control (5)	VCOMG="0", VDV4-0="00000", VCM4-0="00000"
Gate scan starting position	SCN4-0="00000"
Vertical scroll	VC7-0="0000 0000"
1 st screen division	SE17-10="1111 1111", SS17-10= "0000 0000"
2 nd screen division	SE27-20="1111 1111", SS27-20="0000 0000"
Horizontal RAM address position	HEA7-0="1000 0011", HSA7-0="0000 0000"

Register	Initial State of Instructions						
Vertical RAM address position	VEA7-0="1010 1111", VSA7-0="0000 0000"						
RAM write data mask	WM15-0="0000H" : No mask						
RAM address set	AD15-0= "0000H"						
γ control	PKP02-00="000", PKP12-10="000", PKP22-20="000", PKP32-30="000" PKP42-40="000", PKP52-50="000", PRP02-00="000", PRP12-10="000" PKN02-00="000", PKN12-10="000", PKN22-20="000", PKN32-30="000" PKN42-40="000", PKN52-50="000", PRN02-00="000", PRN12-10="000" VRP14-10="00000", VRP02-00="0000", VRN14-10="00000", VRN03-00="000"						

9 Timing Characteristics

80-system Bus interface Timing Characteristics (Main LCD)

Normal write mode (HWM=0)

 $(Ta=25^{\circ}C\ VCC = 2.2\sim2.4V)$

Item	Symbol	Conditions	MIN	MAX	Unit	
Bus cycle time	Write	t _{CYCW}		600	-	ns
bus cycle time	Read	t _{CYCR}		800	-	ns
Write low-level puls	e width	PW_{LW}		90	-	ns
Read low-level puls	se width	PW_{LR}		350	-	ns
Write high-level pul	PW_{HW}		300		ns	
Read high-level pul	PW_{HR}		400		ns	
Write/Read rise/fall time		t _{WRr} , t _{WRf}		ı	25	ns
Set up time (RS to	CS,WR,RD)	t _{AS}		10	-	ns
Address hold time		t _{AH}		5	-	ns
Write data set up ti	me	t _{DSW}		60	-	ns
Write data hold time	t _H		15	-	ns	
Read data delay tin	t _{DDR}	_	-	200	ns	
Read data hold time	t _{DHR}		5	_	ns	

High-speed Write mode (HWM=1)

 $(Ta=25^{\circ}C\ VCC = 2.2\sim2.4V)$

Item	Symbol	Conditions	MIN	MAX	Unit	
Bus cycle time	Write	t _{CYCW}		200	-	ns
Bus cycle time	Read	t _{CYCR}		800	-	ns
Write low-level puls	e width	PW_{LW}		90	-	ns
Read low-level puls	se width	PW_{LR}		350	-	ns
Write high-level pul	PW _{HW}		90		ns	
Read high-level pul	PW _{HR}		400		ns	
Write/Read rise/fall	t _{WRr,} t _{WRf}		ı	25	ns	
Set up time (RS to	CS,WR,RD)	t _{AS}		10	-	ns
Address hold time		t _{AH}		5	-	ns
Write data set up tii	me	t _{DSW}		60	-	ns
Write data hold time	t _H		15	-	ns	
Read data delay tin	t _{DDR}		-	200	ns	
Read data hold time	t _{DHR}		5	_	ns	

Normal write mode (HWM=0)

 $(Ta=25^{\circ}C\ VCC = 2.4\sim3.3V)$


Item		Symbol	Conditions	MIN	MAX	Unit
Due avale time	Write	t _{CYCW}		200	-	ns
Bus cycle time	Read	t _{CYCR}		300	-	ns
Write low-level puls	e width	PW_{LW}		40	-	ns
Read low-level puls	se width	PW_{LR}		150	-	ns
Write high-level pul	PW_{HW}		100		ns	
Read high-level pul	PW_{HR}		100		ns	
Write/Read rise/fall	Write/Read rise/fall time			-	25	ns
Set up time (RS to	CS,WR,RD)	t _{AS}		10	-	ns
Address hold time		t _{AH}		2	-	ns
Write data set up tii	me	t _{DSW}		60	-	ns
Write data hold time	t _H		2	-	ns	
Read data delay tin	t _{DDR}	_	-	100	ns	
Read data hold time	t _{DHR}		5	_	ns	

High-speed Write mode (HWM=1)

Date: 2005/7/15

(Ta=25°C VCC = 2.4~3.3V)


Item	Symbol	Conditions	MIN	MAX	Unit	
Pue evelo timo	Write	t _{CYCW}		100	-	ns
Bus cycle time	Read	t _{CYCR}		300	-	ns
Write low-level puls	e width	PW_{LW}		40	-	ns
Read low-level puls	se width	PW_{LR}		150	-	ns
Write high-level pul	PW _{HW}		40		ns	
Read high-level pul	PW_{HR}		100		ns	
Write/Read rise/fall	t _{WRr,} t _{WRf}		ı	25	ns	
Set up time (RS to	CS,WR,RD)	t _{AS}		10	-	ns
Address hold time		t _{AH}		2	-	ns
Write data set up tii	me	t _{DSW}		60	-	ns
Write data hold time	t _H		2	-	ns	
Read data delay tin	t _{DDR}		ı	100	ns	
Read data hold time	t _{DHR}		5	_	ns	




Note 1) PWEL is specified during the overlap period. (SC*="Low", WR* or RD*="Low")


Note 2) When using 16-bit bus interface, parallel data can be transferred through DB17-10 pin and DB8-1. DB9 and DB0 must be fixed to "Vcc" or "GND".

10 SETUP FLOW OF POWER SUPPLY



11 INSTRUCTION SETUP FLOW





12 QUALITY AND RELIABILITY

12.1 TEST CONDITIONS

Tests should be conducted under the following conditions:

Ambient temperature : $25 \pm 5^{\circ}$ C Humidity : $60 \pm 25\%$ RH.

12.2 SAMPLING PLAN


Sampling method shall be in accordance with MIL-STD-105E, level II, normal single sampling plan.

12.3 ACCEPTABLE QUALITY LEVEL

A major defect is defined as one that could cause failure to or materially reduce the usability of the unit for its intended purpose. A minor defect is one that does not materially reduce the usability of the unit for its intended purpose or is an infringement from established standards and has no significant bearing on its effective use or operation.

12.4 APPEARANCE

An appearance test should be conducted by human sight at approximately 30 cm distance from the LCD module under flourescent light. The inspection area of LCD panel shall be within the range of following limits.



28

Date: 2005/7/15 AMPIRE CO., LTD.

12.5 INSPECTION QUALITY CRITERIA

No.	Item	Criterion for defects	Defect type
1	Non display	No non display is allowed	Major
2	Irregular operation	No irregular operation is allowed	Major
3	Short	No short are allowed	Major
4	Open	Any segments or common patterns that don't activate are rejectable.	Major
5	Black/White spot (I)	Size D (mm) Acceptable number $D \le 0.15$ Ignore $0.15 < D \le 0.20$ 3 $0.20 < D \le 0.30$ 2 $0.30 < D$ 0	Minor
6	Black/White line (I)	$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	Minor
7	Black/White sport (II)	Size D (mm) Acceptable number $D \le 0.30$ Ignore $0.30 < D \le 0.50$ 5 $0.50 < D \le 1.20$ 3 $1.20 < D$ 0	Minor
8	Black/White line (II)	$ \begin{array}{ c c c c c c } \hline Length \ (mm) & Width \ (mm) & Acceptable \ number \\ \hline 20 < L & 0.05 < W \leq 0.07 & 5 \\ 10 < L \leq 20 & 0.07 < W \leq 0.09 & 3 \\ 5.0 < L \leq 10 & 0.09 < W \leq 0.10 & 2 \\ L \leq 5.0 & 0.10 < W \leq 0.15 & 1 \\ \hline \end{array} $	Minor
9	Back Light	No Lighting is rejectable Flickering and abnormal lighting are rejectable	Major
10	Display pattern	Note: 1. Acceptable up to 3 damages 2. NG if there're to two or more pinholes per dot	Minor

11	Blemish & Foreign matters Size: $D = \frac{A+B}{2}$	Size D (n D ≤ 0.15 0.15 < D ≤ 0.20 0.20 < D ≤ 0.30 0.30 < D)	Ac	ceptable number Ignore 3 2 0	Minor	
12	Scratch on Polarizer	Width (mm) W≤0.03 0.03 <w≤0.05 0.05<w≤0.08="" 0.08<w="" note(1)="" regard<="" td=""><td>Length Igno L ≤ 2 L > 2 L > 1 L ≤ 1 Note as a blemis</td><td>re 2.0 2.0 .0 .0 .0 (1)</td><td>Acceptable number Ignore Ignore 1 1 Ignore Note(1)</td><td>Minor</td></w≤0.05>	Length Igno L ≤ 2 L > 2 L > 1 L ≤ 1 Note as a blemis	re 2.0 2.0 .0 .0 .0 (1)	Acceptable number Ignore Ignore 1 1 Ignore Note(1)	Minor	
13	Bubble in polarizer	Size D (n D ≤ 0.20 0.20 < D ≤ 0.50 0.50 < D ≤ 0.80 0.80 < D)	Ac	ceptable number Ignore 3 2 0	Minor	
14	Stains on LCD panel surface	Stains that car with a soft clot	Minor				
15	Rust in Bezel	Rust which is visible in the bezel is rejectable.				Minor	
16	Defect of land surface contact (poor soldering)	Evident crevice	Minor				
17	Parts mounting	 Failure to mount parts Parts not in the specifications are mounted Polarity, for example, is reversed 				Major Major Major	
18	Parts alignment	 LSI, IC lead width is more than 50% beyond pad outline. Chip component is off center and more than 50% of the leads is off the pad outline. 				Minor Minor	
19	Conductive foreign matter (Solder ball, Solder chips)	 0.45< φ ,N≥1 0.30< φ ≤0.45 ,N≥1 φ:Average diameter of solder ball (unit: mm) 0.50<l ,n≥1<="" li=""> L: Average length of solder chip (unit: mm) </l>			Major Minor Minor		
20	Faulty PCB correction	1. Due to PCB connected, places are 2. Short circuit	Minor Minor				
		been perfo	rmed.				

12.6 RELIABILITY

Test Item	Test Conditions	Note		
High Temperature Operation	70±3°C , t=96 hrs			
Low Temperature Operation	-20±3°C , t=96 hrs			
High Temperature Storage	80±3°C , t=96 hrs	1,2		
Low Temperature Storage	-30±3°C , t=96 hrs	1,2		
Humidity Test	40°C , Humidity 90%, 96 hrs	1,2		
Thermal Shock Test	-30°C ~ 25°C ~ 80°C 30 min. 5 min. 30 min. (1 cycle) Total 5 cycle	1,2		
Vibration Test (Packing)	Sweep frequency: 10~55~10 Hz/1min Amplitude: 0.75mm Test direction: X.Y.Z/3 axis Duration: 30min/each axis			
Static Electricity	150pF 330 ohm <u>+</u> 8kV, 10times air discharge			

Note 1: Condensation of water is not permitted on the module.

Note 2 : The module should be inspected after 1 hour storage in normal conditions

(15-35°C, 45-65%RH).

Definitions of life end point :

- Current drain should be smaller than the specific value.
- Function of the module should be maintained.
- Appearance and display quality should not have degraded noticeably.
- Contrast ratio should be greater than 50% of the initial value.

13 USE PRECAUTIONS

13.1 Handling precautions

- 1) The polarizing plate may break easily so be careful when handling it. Do not touch, press or rub it with a hard-material tool like tweezers.
- 2) Do not touch the polarizing plate surface with bare hands so as not to make it dirty. If the surface or other related part of the polarizing plate is dirty, soak a soft cotton cloth or chamois leather in benzine and wipe off with it. Do not use chemical liquids such as acetone, toluene and isopropyl alcohol. Failure to do so may bring chemical reaction phenomena and deteriorations.
- 3) Remove any spit or water immediately. If it is left for hours, the suffered part may deform or decolorize.
- 4) If the LCD element breaks and any LC stuff leaks, do not suck or lick it. Also if LC stuff is stuck on your skin or clothing, wash thoroughly with soap and water immediately.

13.2 Installing precautions

- 1) To prevent breaking by static electricity from the human body and clothing, earth the human body properly using the high resistance and discharge static electricity during the operation. In this case, however, the resistance value should be approx. $1M\Omega$ and the resistance should be placed near the human body rather than the ground surface. When the indoor space is dry, static electricity may occur easily so be careful. We recommend the indoor space should be kept with humidity of 60% or more. When a soldering iron or other similar tool is used for assembly, be sure to earth it.
- 2) When installing the module and ICs, do not bend or twist them. Failure to do so may crack LC element and cause circuit failure.
- 3) To protect LC element, especially polarizing plate, use a transparent protective plate (e.g., acrylic plate, glass etc) for the product case.
- 4) Do not use an adhesive like a both-side adhesive tape to make LCD surface (polarizing plate) and product case stick together. Failure to do so may cause the polarizing plate to peel off.

13.3 Storage precautions

Date: 2005/7/15

1) Avoid a high temperature and humidity area. Keep the temperature between

- 0°C and 35°C and also the humidity under 60%.
- 2) Choose the dark spaces where the product is not exposed to direct sunlight or fluorescent light.
- 3) Store the products as they are put in the boxes provided from us or in the same conditions as we recommend.

13.4 Operating precautions

- 1) Do not boost the applied drive voltage abnormally. Failure to do so may break ICs. When applying power voltage, check the electrical features beforehand and be careful. Always turn off the power to the LC module controller before removing or inserting the LC module input connector. If the input connector is removed or inserted while the power is turned on, the LC module internal circuit may break.
- 2) The display response may be late if the operating temperature is under the normal standard, and the display may be out of order if it is above the normal standard. But this is not a failure; this will be restored if it is within the normal standard.
- The LCD contrast varies depending on the visual angle, ambient temperature, power voltage etc. Obtain the optimum contrast by adjusting the LC dive voltage.
- 4) When carrying out the test, do not take the module out of the low-temperature space suddenly. Failure to do so will cause the module condensing, leading to malfunctions.
- 5) Make certain that each signal noise level is within the standard (L level: 0.2Vdd or less and H level: 0.8Vdd or more) even if the module has functioned properly. If it is beyond the standard, the module may often malfunction. In addition, always connect the module when making noise level measurements.
- 6) The CMOS ICs are incorporated in the module and the pull-up and pull-down function is not adopted for the input so avoid putting the input signal open while the power is ON.
- 7) The characteristic of the semiconductor element changes when it is exposed to light emissions, therefore ICs on the LCD may malfunction if they receive light emissions. To prevent these malfunctions, design and assemble ICs so that they are shielded from light emissions.
- 8) Crosstalk occurs because of characteristics of the LCD. In general, crosstalk

Date: 2005/7/15

33

occurs when the regularized display is maintained. Also, crosstalk is affected by the LC drive voltage. Design the contents of the display, considering crosstalk.

13.5Other

- 1) Do not disassemble or take the LC module into pieces. The LC modules once disassembled or taken into pieces are not the guarantee articles.
- 2) The residual image may exist if the same display pattern is shown for hours. This residual image, however, disappears when another display pattern is shown or the drive is interrupted and left for a while. But this is not a problem on reliability.

14 OUTLINE DIMENSION

