

IRF7705PbF

HEXFET® Power MOSFET


- Ultra Low On-Resistance
- P-Channel MOSFET
- Very Small SOIC Package
- Low Profile (< 1.2mm)
- Available in Tape & Reel
- Lead-Free

V_{DSS}	$R_{DS(on)}$ max (m Ω)	I_D
-30V	18 @ $V_{GS} = -10V$	-8.0A
	30 @ $V_{GS} = -4.5V$	-6.0A

Description

HEXFET® power MOSFETs from International Rectifier utilize advanced processing techniques to achieve extremely low on-resistance per silicon area. This benefit, combined with the ruggedized device design, that International Rectifier is well known for, provides the designer with an extremely efficient and reliable device for use in battery and load management.

The TSSOP-8 package has 45% less footprint area than the standard SO-8. This makes the TSSOP-8 an ideal device for applications where printed circuit board space is at a premium. The low profile (<1.2mm) allows it to fit easily into extremely thin environments such as portable electronics and PCMCIA cards.



Absolute Maximum Ratings

	Parameter	Max.	Units
V_{DS}	Drain- Source Voltage	-30	V
I_D @ $T_C = 25^\circ C$	Continuous Drain Current, $V_{GS} @ -10V$	-8.0	A
I_D @ $T_C = 70^\circ C$	Continuous Drain Current, $V_{GS} @ -10V$	-6.0	
I_{DM}	Pulsed Drain Current ①	-30	
P_D @ $T_C = 25^\circ C$	Power Dissipation ③	1.5	W
P_D @ $T_C = 70^\circ C$	Power Dissipation ③	0.96	
	Linear Derating Factor	0.012	W/°C
V_{GS}	Gate-to-Source Voltage	± 20	V
T_J, T_{STG}	Junction and Storage Temperature Range	-55 to + 150	°C


Thermal Resistance

	Parameter	Max.	Units
$R_{\theta JA}$	Maximum Junction-to-Ambient ③	83	°C/W

Electrical Characteristics @ T_J = 25°C (unless otherwise specified)

	Parameter	Min.	Typ.	Max.	Units	Conditions
V _{(BR)DSS}	Drain-to-Source Breakdown Voltage	-30	—	—	V	V _{GS} = 0V, I _D = -250μA
ΔV _{(BR)DSS/ΔT_J}	Breakdown Voltage Temp. Coefficient	—	0.015	—	V/°C	Reference to 25°C, I _D = -1mA
R _{DS(on)}	Static Drain-to-Source On-Resistance	—	—	18	mΩ	V _{GS} = -10V, I _D = -8.0A ②
		—	—	30		V _{GS} = -4.5V, I _D = -6.0A ②
V _{GS(th)}	Gate Threshold Voltage	-1.0	—	-2.5	V	V _{DS} = V _{GS} , I _D = -250μA
g _{fs}	Forward Transconductance	13	—	—	S	V _{DS} = -10V, I _D = -8.0A
I _{DSS}	Drain-to-Source Leakage Current	—	—	-15	μA	V _{DS} = -24V, V _{GS} = 0V
		—	—	-25		V _{DS} = -24V, V _{GS} = 0V, T _J = 70°C
I _{GSS}	Gate-to-Source Forward Leakage	—	—	-100	nA	V _{GS} = -20V
	Gate-to-Source Reverse Leakage	—	—	100		V _{GS} = 20V
Q _g	Total Gate Charge	—	58	88	nC	I _D = -8.0A
Q _{gs}	Gate-to-Source Charge	—	10	—		V _{DS} = -15V
Q _{gd}	Gate-to-Drain ("Miller") Charge	—	9.0	—		V _{GS} = -10V ②
t _{d(on)}	Turn-On Delay Time	—	18	27	ns	V _{DD} = -15V, V _{GS} = -10V ②
t _r	Rise Time	—	35	53		I _D = -1.0A
t _{d(off)}	Turn-Off Delay Time	—	270	405		R _D = 15Ω
t _f	Fall Time	—	128	190		R _G = 6.0Ω ②
C _{iss}	Input Capacitance	—	2774	—	pF	V _{GS} = 0V
C _{oss}	Output Capacitance	—	418	—		V _{DS} = -25V
C _{rss}	Reverse Transfer Capacitance	—	270	—		f = 1.0MHz

Source-Drain Ratings and Characteristics

	Parameter	Min.	Typ.	Max.	Units	Conditions
I _S	Continuous Source Current (Body Diode)	—	—	-1.5	A	MOSFET symbol showing the integral reverse p-n junction diode. 
I _{SM}	Pulsed Source Current (Body Diode) ①	—	—	-30		
V _{SD}	Diode Forward Voltage	—	—	-1.2	V	T _J = 25°C, I _S = -1.5A, V _{GS} = 0V ②
t _{rr}	Reverse Recovery Time	—	36	54	ns	T _J = 25°C, I _F = -1.5A
Q _{rr}	Reverse Recovery Charge	—	34	50	nC	di/dt = 100A/μs ②

Notes:

① Repetitive rating; pulse width limited by max. junction temperature.

② Pulse width ≤ 400μs; duty cycle ≤ 2%.

③ When mounted on 1 inch square copper board, t < 10 sec




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics




Fig 4. Normalized On-Resistance Vs. Temperature

IRF7705PbF




Fig 5. Typical Capacitance Vs. Drain-to-Source Voltage




Fig 6. Typical Gate Charge Vs. Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 8. Maximum Safe Operating Area




Fig 9. Maximum Drain Current Vs. Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Ambient

IRF7705PbF

International
IR Rectifier




Fig 12. Typical On-Resistance Vs. Gate Voltage




Fig 13. Typical On-Resistance Vs. Drain Current




Fig 14a. Basic Gate Charge Waveform







Fig 14b. Gate Charge Test Circuit

TSSOP8 Package Outline

Dimensions are shown in millimeters (inches)



SYMBOL	MO-153AA DIMENSIONS					
	MILLIMETERS			INCHES		
	MIN	NOM	MAX	MIN	NOM	MAX
A	---	---	1.20	---	---	.0472
A1	0.05	---	0.15	.0020	---	.0059
A2	0.80	1.00	1.05	.032	.039	.041
b	0.19	---	0.30	.0075	---	.0118
c	0.09	---	0.20	.0036	---	.0078
D	2.90	3.00	3.10	.115	.118	.122
E	6.40 BSC			.251 BSC		
E1	4.30	4.40	4.50	.170	.173	.177
e	0.65 BSC			.0256		
L	0.45	0.60	0.75	.0178	.0236	.0290
L1	0.25 BSC			.010 BSC		
θ	0°	---	8°	0°	---	8°
aaa	0.10		.0039			
bbb	0.10		.0039			
ccc	0.05		.0019			
ddd	0.20		.0078			



LEAD ASSIGNMENTS




NOTES

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
2. DIMENSIONS ARE SHOWN IN MILLIMETERS AND INCHES.
3. CONTROLLING DIMENSION: MILLIMETER.
4. DATUM PLANE H IS LOCATED AS SHOWN.
5. DATUM A AND B TO BE DETERMINED AT DATUM PLANE H.
6. DIMENSIONS D AND E1 ARE MEASURED AT DATUM PLANE H.
7. DIMENSION L IS THE LEAD LENGTH FOR SOLDERING TO A SUBSTRATE.
8. OUTLINE CONFORMS TO JEDEC OUTLINE MO-153AA.


IRF7705PbF

TSSOP8 Part Marking Information

EXAMPLE: THIS IS AN IRF7702



TSSOP-8 Tape and Reel Information



NOTES:

1. TAPE & REEL OUTLINE CONFORMS TO EIA-481 & EIA-541.

Data and specifications subject to change without notice.
This product has been designed and qualified for the Consumer market.
Qualification Standards can be found on IR's Web site.