Features





Low-Cost, 3A, 4.5V to 28V Input, 350kHz, PWM Step-Down DC-DC Regulator with Internal Switches

General Description

The MAX15041 low-cost, synchronous DC-DC converter with internal switches delivers an output current up to 3A. The MAX15041 operates from an input voltage of 4.5V to 28V and provides an adjustable output voltage from 0.6V to 90% of V_{IN}, set with two external resistors. The MAX15041 is ideal for distributed power systems. preregulation, set-top boxes, television, and other consumer applications.

The MAX15041 features a peak-current-mode PWM controller with internally fixed 350kHz switching frequency and a 90% maximum duty cycle. The current-mode control architecture simplifies compensation design, and ensures a cycle-by-cycle current limit and fast response to line and load transients. A high-gain transconductance error amplifier allows flexibility in setting the external compensation by using a type III compensation scheme. thereby allowing the use of all ceramic capacitors.

This synchronous buck regulator features internal MOSFETs that provide better efficiency than asynchronous solutions, while simplifying the design relative to discrete controller solutions. In addition to simplifying the design, the integrated MOSFETs minimize EMI, reduce board space, and provide higher reliability by minimizing the number of external components.

The MAX15041 also features thermal shutdown and overcurrent protection (high-side sourcing and low-side sinking), and an internal 5V LDO with undervoltage lockout. In addition, this device ensures safe startup when powering into a prebiased output.

Other features include an externally adjustable soft-start that gradually ramps up the output voltage and reduces inrush current. Independent enable control and powergood signals allow for flexible power sequencing.

The MAX15041 is available in a space-saving, highpower, 3mm x 3mm, 16-pin TQFN-EP package and is fully specified from -40°C to +85°C.

Applications

Distributed Power Systems

Wall Adapters

Preregulators

Set-Top Boxes

Televisions

xDSI Modems

Consumer Products

Pin Configuration appears at end of data sheet.

♦ Up to 3A of Continuous Output Current


- ♦ ±1% Output Accuracy Over Temperature
- ♦ 4.5V to 28V Input Voltage Range
- ♦ Adjustable Output Voltage Range from 0.606V to 0.9 x V_{IN}
- ♦ Internal 170mΩ R_{DS-ON} High-Side and 105mΩ **RDS-ON Low-Side Power Switches**
- ♦ Fixed 350kHz Switching Frequency
- ♦ Up to 93% Efficiency
- **♦ Cycle-By-Cycle Overcurrent Protection**
- ♦ Programmable Soft-Start
- ♦ Stable with Low-ESR Ceramic Output Capacitors
- ♦ Safe Startup into Prebiased Output
- **♦ Enable Input and Power-Good Output**
- **♦ Fully Protected Against Overcurrent and** Overtemperature
- ♦ V_{DD} LDO Undervoltage Lockout
- ♦ Space-Saving, Thermally Enhanced, 3mm x 3mm **Package**

Ordering Information

PART	TEMP RANGE	PIN- PACKAGE	TOP MARK
MAX15041ETE+	-40°C to +85°C	16 TQFN-EP*	AGV

⁺Denotes a lead(Pb)-free/RoHS-compliant package.

Typical Operating Circuit



^{*}EP = Exposed pad.

ABSOLUTE MAXIMUM RATINGS

IN to SGND		Converter Output Short-Circuit DurationContinuous
EN to SGND0.3V to	$(V_{IN} + 0.3V)$	Continuous Power Dissipation ($T_A = +70^{\circ}C$)
LX to PGND0.3V to min (+30V	V_{1} /, $V_{1N} + 0.3V$)	16-Pin TQFN-EP (derate 14.7mW/°C above +70°C)
LX to PGND1V to min (+30V, V _{IN} + 0	0.3V) for 50ns	Multilayer Board1666mW
PGOOD to SGND	0.3V to +6V	Package Thermal Resistance (Note 2)
V _{DD} to SGND	0.3V to +6V	θ _{JA} 48°C/W
COMP, FB, SS to SGND0.3V to min (+6V,	$V_{DD} + 0.3V$	θJC7°C/W
BST to LX	0.3V to +6V	Operating Temperature Range40°C to +85°C
BST to SGND	0.3V to +36V	Junction Temperature+150°C
SGND to PGND	0.3V to +0.3V	Storage Temperature Range65°C to +150°C
LX Current (Note 1)	5A to +8A	Lead Temperature (soldering, 10s)+300°C

- **Note 1:** LX has internal clamp diodes to PGND and IN. Applications that forward bias these diodes should take care not to exceed the IC's package power dissipation.
- **Note 2:** Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maxim-ic.com/thermal-tutorial.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

(VIN = 12V, CVDD = 1µF, CIN = 22µF, TA = TJ = -40°C to +85°C, typical values are at TA = +25°C, unless otherwise noted.) (Note 3)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
STEP-DOWN CONVERTER			•			•	
Input-Voltage Range	VIN		4.5		28	V	
Input Supply Current	IIN	Switching		2.1	4	mA	
Charteleura Innant Canala Carrent		V _{EN} = 0V, V _{DD} regulated by internal		2	12		
Shutdown Input Supply Current		$V_{EN} = 0V$, $V_{IN} = V_{DD} = 5V$		18	28	μΑ	
ENABLE INPUT							
EN Shutdown Threshold Voltage	VEN_SHDN	V _{EN} rising		1.4		V	
EN Shutdown Voltage Hysteresis	V _{EN_HYST}			100		mV	
CNIIl Thurs - ll-l M-lk	V _{EN_LOCK}	V _{EN} rising	1.7	1.95	2.15	V	
EN Lockout Threshold Voltage	VEN_LOCK_HYST	V _{EN} falling		100		mV	
EN Input Current	I _{EN}	V _{EN} = 2.9V	2	5.3	9	μΑ	
POWER-GOOD OUTPUT							
PGOOD Threshold	V _P GOOD_TH	V _{FB} rising	540	560	584	mV	
PGOOD Threshold Hysteresis	Vpgood_hyst			15		mV	
PGOOD Output Low Voltage	Vpgood_ol	IPGOOD = 5mA, V _{FB} = 0.5V		35	100	mV	
PGOOD Leakage Current	IPGOOD	V _{PGOOD} = 5V, V _{FB} = 0.7V		10		nA	
ERROR AMPLIFIER							
Error Amplifier Transconductance	gmv			1.6		mS	
Error Amplifier Voltage Gain	AVEA			90		dB	
FB Set-Point Accuracy	V _{FB}		600	606	612	mV	
ED lase & Diss Oversat		V _{FB} = 0.5V	-100		+100	A	
FB Input Bias Current	l _{FB}	V _{FB} = 0.7V	-100		+100	nA	

ELECTRICAL CHARACTERISTICS (continued)


 $(V_{IN} = 12V, C_{VDD} = 1\mu F, C_{IN} = 22\mu F, T_A = T_J = -40^{\circ}C$ to $+85^{\circ}C$, typical values are at $T_A = +25^{\circ}C$, unless otherwise noted.) (Note 3)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
SS Current	Iss	V _{SS} = 0.45V, sourcing	4.5	5	5.5	μΑ	
SS Discharge Resistance	R _{SS}	$I_{SS} = 10$ mA, sinking, $V_{EN} = 1.6$ V		6		Ω	
SS Prebiased Mode Stop Voltage				0.65		V	
Current Sense to COMP Transconductance	G _{MOD}			9		S	
COMP Clamp Low		V _{FB} = 0.7V		0.68		V	
PWM Compensation Ramp Valley				830		mV	
PWM CLOCK		•					
Switching Frequency	fsw		315	350	385	kHz	
Maximum Duty Cycle	D			90		%	
Minimum Controllable On-Time				150		ns	
INTERNAL LDO OUTPUT (V _{DD})		•					
V _{DD} Output Voltage	V_{DD}	I _{VDD} = 1mA to 25mA, V _{IN} = 6.5V	4.75	5.1	5.5	V	
V _{DD} Short-Circuit Current		V _{IN} = 6.5V	30	80		mA	
LDO Dropout Voltage		I _{VDD} = 25mA, V _{DD} drops by -2%		50	600	mV	
V _{DD} Undervoltage Lockout Threshold	V _{UVLO_TH}	V _{DD} rising		4	4.25	V	
V _{DD} Undervoltage Lockout Hysteresis	Vuvlo_HYST			150		mV	
POWER SWITCH		1				I	
		High-side switch, I _L X = 1A		170	305		
LX On-Resistance		Low-side switch, I _L X = 1A		105	175	mΩ	
High-Side Switch Source Current-Limit Threshold			5	6	7.2	А	
Low-Side Switch Sink Current-Limit Threshold				-3		А	
		V _{BST} = 33V, V _{IN} = V _{LX} = 28V		10			
LX Leakage Current		V _{BST} = 5V, V _{IN} = 28V, V _{LX} = 0V		10		nA	
BST Leakage Current		V _{BST} = 33V, V _{IN} = V _{LX} = 28V		10		nA	
THERMAL SHUTDOWN			•			-	
Thermal-Shutdown Threshold		Rising		+155		°C	
Thermal-Shutdown Hysteresis				20		°C	
HICCUP PROTECTION							
Blanking Time				16 x Soft- Start Time			

Note 3: Specifications are 100% production tested at T_A = +25°C. Limits over the operating temperature range are guaranteed by design and characterization.


Typical Operating Characteristics


(V_{IN} = 12V, V_{OUT} = 3.3V, C_{VDD} = 1μF, C_{IN} = 22μF, T_A = +25°C, circuit of Figure 3 (see Table 1 for values), unless otherwise specified.)





Typical Operating Characteristics (continued)


 $(V_{IN} = 12V, V_{OUT} = 3.3V, C_{VDD} = 1\mu F, C_{IN} = 22\mu F, T_A = +25$ °C, circuit of Figure 3 (see Table 1 for values), unless otherwise specified.)





















_Typical Operating Characteristics (continued)


 $(V_{IN} = 12V, V_{OUT} = 3.3V, C_{VDD} = 1\mu F, C_{IN} = 22\mu F, T_A = +25$ °C, circuit of Figure 3 (see Table 1 for values), unless otherwise specified.)
















Typical Operating Characteristics (continued)

 $(V_{IN} = 12V, V_{OUT} = 3.3V, C_{VDD} = 1\mu F, C_{IN} = 22\mu F, T_A = +25$ °C, circuit of Figure 3 (see Table 1 for values), unless otherwise specified.)






Pin Description

PIN NAME		FUNCTION
1	V _{DD}	Internal LDO 5V Output. Supply input for the internal analog core. Bypass with a ceramic capacitor of at least 1µF to SGND. See Figure 3.
2	PGOOD	Power-Good Open-Drain Output. PGOOD goes low if FB is below 545mV.
3	EN	Enable Input. EN is a digital input that turns the regulator on and off. Drive EN high to turn on the regulator. Connect to IN for always-on operations.
4	COMP	Voltage Error-Amplifier Output. Connect the necessary compensation network from COMP to SGND.
5	FB	Feedback Input. Connect FB to the center tap of an external resistor-divider from the output to SGND to set the output voltage from 0.606V to 90% of V _{IN} .
6	SS	Soft-Start Input. Connect a capacitor from SS to SGND to set the soft-start time (see the Setting the Soft-Start Time section).
7	SGND	Analog Ground. Connect to PGND plane at one point near the input bypass capacitor return terminal.
8	I.C.	Internally Connected. Connect to SGND.
9	BST	High-Side MOSFET Driver Supply. Bypass BST to LX with a 10nF capacitor. Connect an external diode (see the <i>Diode Selection</i> section) from V _{DD} to BST.
10, 11, 12	LX	Inductor Connection. Connect the LX pin to the switched side of the inductor. LX is high impedance when the IC is in shutdown mode, thermal shutdown mode, or V _{DD} is below the UVLO threshold.
13, 14	PGND	Power Ground. Connect to the SGND PCB copper plane at one point near the input bypass capacitor return terminal.
15, 16	IN	Input Power Supply. Input supply range is from 4.5V to 28V. Bypass with a ceramic capacitor of at least 22µF to PGND.
_	EP	Exposed Pad. Connect to SGND externally. Solder the exposed pad to a large contiguous copper plane to maximize thermal performance.

Simplified Block Diagram



Detailed Description

The MAX15041 is a high-efficiency, peak-current-mode, step-down DC-DC converter with integrated high-side (170m Ω , typ) and low-side (105m Ω , typ) power switches. The output voltage is set from 0.606V to 0.9 x V_{IN} by using an adjustable, external resistive divider and can deliver up to 3A load current. The 4.5V to 28V input voltage range makes the device ideal for distributed power systems, notebook computers, and preregulation applications.

The MAX15041 features a PWM, internally fixed 350kHz switching frequency with a 90% maximum duty cycle. PWM current-mode control allows for an all-ceramic capacitor solution. The MAX15041 comes with a highgain transconductance error amplifier. The current-mode control architecture simplifies compensation design and ensures a cycle-by-cycle current limit and fast reaction to line and load transients. The low RDS-ON, on-chip, MOSFET switches ensure high efficiency at heavy loads and minimize critical inductances, reducing layout sensitivity.

The MAX15041 also features thermal shutdown and overcurrent protection (high-side sourcing and low-side sinking), and an internal 5V, LDO with undervoltage lockout. An externally adjustable voltage soft-start gradually ramps up the output voltage and reduces inrush current. Independent enable control and powergood signals allow for flexible power sequencing. The MAX15041 also provides the ability to start up into a prebiased output, below or above the set point.

Controller Function-PWM Logic

The MAX15041 operates at a constant 350kHz switching frequency. When EN is high, after a brief settling time, PWM operation starts when Vss crosses the FB voltage, at the beginning of soft-start.

The first operation is always a high-side MOSFET turnon, at the beginning of the clock cycle. The high-side MOSFET is turned off when:

 COMP voltage crosses the internal current-mode ramp waveform, which is the sum of the compensation ramp and the current-mode ramp derived from the inductor current waveform (current-sense block).

- 2) The high-side MOSFET current limit is reached.
- 3) The maximum duty cycle of 90% is reached.

Then, the low-side MOSFET turns on; the low-side MOSFET turns off when the clock period ends.

Starting into a Prebiased Output

The MAX15041 is capable of safely soft-starting into a prebiased output without discharging the output capacitor. Starting up into a prebiased condition, both low-side and high-side MOSFETs remain off to avoid discharging the prebiased output. PWM operation starts only when the SS voltage crosses the FB voltage. The MAX15041 is also capable of soft-starting into an output prebiased above the OUT nominal set point. In this case, forced PWM operation starts when SS voltage reaches 0.65V (typ).

In case of a prebiased output, below or above the OUT nominal set point, if the low-side MOSFET sink current reaches the sink current limit (-3A, typ), the low-side MOSFET turns off before the end of the clock period and the high-side MOSFET turns on until one of the following conditions happens:

- 1) High-side MOSFET source current hits the reduced high-side MOSFET current limit (0.75A, typ); in this case, the high-side MOSFET is turned off for the remaining clock period.
- 2) The clock period ends.

Enable Input and Power-Good Output

The MAX15041 features independent device enable control and power-good signals that allow for flexible power sequencing. The enable input (EN) is an input with a 1.95V (typ) threshold that controls the regulator. Assert a voltage exceeding the threshold on EN to enable the regulator, or connect EN to IN for always-on operations. Power-good (PGOOD) is an open-drain output that deasserts (goes high impedance) when VFB is above 560mV (typ), and asserts low if VFB is below 545mV (typ).

When the EN voltage is higher than 1.4V (typ) and lower than 1.95V (typ), most of the internal blocks are disabled, only an internal coarse preregulator, including the EN accurate comparator, is kept on.

Programmable Soft-Start (SS)

The MAX15041 utilizes a soft-start feature to slowly ramp up the regulated output voltage to reduce input inrush current during startup. Connect a capacitor from SS to SGND to set the startup time (see the *Setting the Soft-Start Time* section for capacitor selection details).

Internal LDO (VDD)

The MAX15041 has an internal 5.1V (typ) LDO. V_{DD} is externally compensated with a minimum 1µF, low-ESR ceramic capacitor. The V_{DD} voltage is used to supply the low-side MOSFET driver, and to supply the internal control logic. When the input supply (IN) is below 4.5V, V_{DD} is 50mV (typ) lower than IN. The V_{DD} output current limit is 80mA (typ) and an UVLO circuit inhibits switching when V_{DD} falls below 3.85V (typ).

Error Amplifier

A high-gain error amplifier provides accuracy for the voltage feedback loop regulation. Connect the necessary compensation network between COMP and SGND (see the *Compensation Design Guidelines* section). The erroramplifier transconductance is 1.6mS (typ). COMP clamp low is set to 0.68V (typ), just below the PWM ramp compensation valley, helping COMP to rapidly return to correct set point during load and line transients.

PWM Comparator

The PWM comparator compares COMP voltage to the current-derived ramp waveform (LX current to COMP voltage transconductance value is 9A/V, typ.). To avoid instability due to subharmonic oscillations when the duty cycle is around 50% or higher, a compensation ramp is added to the current-derived ramp waveform. The compensation ramp slope (0.45V x 350kHz) is equivalent to half of the inductor current down slope in the worst case (load 3A, current ripple 30% and maximum duty cycle operation of 90%). Compensation ramp valley is set at 0.83V (typ).

Overcurrent Protection and Hiccup Mode

When the converter output is shorted or the device is overloaded, the high-side MOSFET current-limit event (6A, typ) turns off the high-side MOSFET and turns on the low-side MOSFET. In addition, it discharges the SS

capacitor, Css for a fixed period of time ($\Delta T_0 = 70$ ns, typ). If the overcurrent condition persists, SS is pulled below 0.606V and a hiccup event is triggered.

During a hiccup event, high-side and low-side MOSFETs are kept off, and COMP is pulled low for a period equal to 16 times the nominal soft-start time (blanking time). This is obtained by charging SS from 0 to 0.606V with a 5µA (typ) current, and then slowly discharging it back to 0V with a 333nA (typ) current. After the blanking time has elapsed, the device attempts to restart. If the overcurrent fault has cleared, the device resumes normal operation, otherwise a new hiccup event is triggered (see the Output Short-Circuit Waveforms in the *Typical Operating Characteristics*).

Thermal-Shutdown Protection

The MAX15041 contains an internal thermal sensor that limits the total power dissipation in the device and protects it in the event of an extended thermal fault condition. When the die temperature exceeds +155°C (typ), the thermal sensor shuts down the device, turning off the DC-DC converter and the LDO regulator to allow the die to cool. After the die temperature falls by 20°C (typ), the device restarts, using the soft-start sequence.

Applications Information

Setting the Output Voltage

Connect a resistive divider (R_1 and R_2 , see Figures 1 and 2) from OUT to FB to SGND to set the DC-DC converter output voltage. Choose R_1 and R_2 so that the DC errors due to the FB input bias current do not affect the output-voltage precision. With lower value resistors, the DC error is reduced, but the amount of power consumed in the resistive divider increases. A typical tradeoff value for R_2 is $10k\Omega$, but values between $5k\Omega$ and $50k\Omega$ are acceptable. Once R_2 is chosen, calculate R_1 using:

$$R_1 = R_2 \times \left(\frac{V_{OUT}}{V_{FB}} - 1 \right)$$

where the feedback threshold voltage $V_{FB} = 0.606V$ (typ).

Inductor Selection

A larger inductor value results in reduced inductor ripple current, leading to a reduced output ripple voltage. However, a larger inductor value results in either a larger physical size or a higher series resistance (DCR) and a lower saturation current rating. Typically, inductor value is chosen to have current ripple equal to 30% of load current. Choose the inductor with the following formula:

$$L = \frac{V_{OUT}}{f_{SW} \times \Delta I_L} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$

where fsW is the internally fixed 350kHz switching frequency, and ΔI_L is the estimated inductor ripple current (typically set to 0.3 x ILOAD). In addition, the peak inductor current, IL_PK, must always be below both the minimum high-side MOSFET current-limit value, IHSCL_MIN (5A, typ), and the inductor saturation current rating, IL_SAT. Ensure that the following relationship is satisfied:

$$|_{L_PK} = |_{LOAD} + \frac{1}{2} \times \Delta |_{L} < min(|_{HSCL_MIN}, |_{L_SAT})$$

Diode Selection

The MAX15041 requires an external bootstrap steering diode. Connect the diode between V_{DD} and BST. The diode should have a reverse voltage rating, higher than the converter input voltage and a 200mA minimum current rating. Typically, a fast switching or Schottky diode is used in this application, but a simple low-cost diode (1N4007) suffices.

Input Capacitor Selection

For a step-down converter, input capacitor C_{IN} helps to keep the DC input voltage steady, in spite of discontinuous input AC current. Low-ESR capacitors are preferred to minimize the voltage ripple due to ESR.

Size C_{IN} using the following formula:

$$C_{IN} = \frac{I_{LOAD}}{f_{SW} \times \Delta V_{IN_RIPPLE}} \times \frac{V_{OUT}}{V_{IN}}$$

Output-Capacitor Selection

Low-ESR capacitors are recommended to minimize the voltage ripple due to ESR. Total output-voltage peak-to-peak ripple is estimated by the following formula:

$$\Delta V_{OUT} = \frac{V_{OUT}}{f_{SW} \times L} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right) \times \left(R_{ESR_COUT} + \frac{1}{8 \times f_{SW} \times C_{OUT}}\right)$$

For ceramic capacitors, ESR contribution is negligible:

$$R_{ESR_COUT} \ll \frac{1}{8 \times f_{SW} \times C_{OUT}}$$

For tantalum or electrolytic capacitors, ESR contribution is dominant:

$$R_{ESR_COUT} >> \frac{1}{8 \times f_{SW} \times C_{OUT}}$$

Compensation Design Guidelines

The MAX15041 uses a fixed-frequency, peak-current-mode control scheme to provide easy compensation and fast transient response. The inductor peak current is monitored on a cycle-by-cycle basis and compared to the COMP voltage (output of the voltage error amplifier). The regulator's duty-cycle is modulated based on the inductor's peak current value. This cycle-by-cycle control of the inductor current emulates a controlled current source. As a result, the inductor's pole frequency is shifted beyond the gain-bandwidth of the regulator.

System stability is provided with the addition of a simple series capacitor-resistor from COMP to SGND. This pole-zero combination serves to tailor the desired response of the closed-loop system.

The basic regulator loop consists of a power modulator (comprising the regulator's pulse-width modulator, compensation ramp, control circuitry, MOSFETs, and inductor), the capacitive output filter and load, an output feedback divider, and a voltage-loop error amplifier with its associated compensation circuitry. See Figure 1 for a graphical representation.

The average current through the inductor is expressed as:

$$I_{I} = G_{MOD} \times V_{COMP}$$

where I_L is the average inductor current and G_{MOD} is the power modulator's transconductance. For a buck converter:

$$V_{OUT} = R_{LOAD} \times I_{L}$$

where R_{LOAD} is the equivalent load resistor value. Combining the two previous equations, the power modulator's transfer function in terms of V_{OUT} with respect to V_{COMP} is:

$$\frac{V_{OUT}}{V_{COMP}} = \frac{R_{LOAD} \times I_{L}}{\left(\frac{I_{L}}{G_{MOD}}\right)} = R_{LOAD} \times G_{MOD}$$




Figure 1. Peak Current-Mode Regulator Transfer Model

Having defined the power modulator's transfer function gain, the total system loop gain can be written as follows (see Figure 1):

$$\begin{split} \alpha = & \frac{R_{OUT} \times \left(sC_CR_C + 1\right)}{\left[s\left(C_C + C_{CC}\right)\left(R_C + R_{OUT}\right) + 1\right] \times \left[s\left(C_C \parallel C_{CC}\right)\left(R_C \parallel R_{OUT}\right) + 1\right]} \\ \beta = & G_{MOD} \times \left.R_{LOAD} \times \frac{\left(sC_{OUT}ESR + 1\right)}{\left[sC_{OUT}\left(ESR + R_{LOAD}\right) + 1\right]} \\ Gain = & \frac{R_2}{R_1 + R_2} \times \frac{A_{VEA}}{R_{OUT}} \times \alpha \times \beta \end{split}$$

where R_{OUT} is the quotient of the error amplifier's DC gain, A_{VEA}, divided by the error amplifier's transconductance, g_{MV}; R_{OUT} is much larger than R_C and C_C is much larger than C_{CC}.

Rewriting:

$$\begin{split} \text{Gain} = & \frac{V_{FB}}{V_{OUT}} A_{VEA} \times \frac{\left(sC_{C}R_{C} + 1\right)}{\left[sC_{C}\left(\frac{A_{VEA}}{g_{MV}}\right) + 1\right] \times \left(sC_{CC}R_{C} + 1\right)} \\ & \times G_{MOD}R_{LOAD} \times \frac{\left(sC_{OUT}ESR + 1\right)}{\left[sC_{OUT}\left(ESR + R_{LOAD}\right) + 1\right]} \end{split}$$

The dominate poles and zeros of the transfer loop gain is shown below:

$$\begin{split} f_{P1} &= \frac{g_{MV}}{2\pi \times 10^{AVEA} - dB/20} \times C_C \quad f_{P2} = \frac{1}{2\pi \times C_{OUT} \left(\text{ESR} + R_{LOAD} \right)} \\ f_{P3} &= \frac{1}{2\pi \times C_{CC}R_C} \quad f_{Z1} = \frac{1}{2\pi \times C_CR_C} \\ f_{Z2} &= \frac{1}{2\pi \times C_{OUT} \text{ESR}} \end{split}$$

The order of pole-zero occurrence is:

$$f_{P1} < f_{P2} < f_{71} < f_{72} \le f_{P3}$$

Note under heavy load, fp2, may approach fz1.

A graphical representation of the asymptotic system closed-loop response, including the dominant pole and zero locations is shown in Figure 2.




Figure 2. Asymptotic Loop Response of Peak Current-Mode Regulator

If Cout is large, or exhibits a lossy equivalent series resistance (large ESR), the circuit's second zero may come into play around the crossover frequency (fCO = ω CO/2 π). In this case, a third pole may be induced by a second (optional) small compensation capacitor (CCC), connected from COMP to SGND.

The loop response's fourth asymptote (in bold, Figure 2) is the one of interest in establishing the desired crossover frequency (and determining the compensation component values). A lower crossover frequency provides for stable closed-loop operation at the expense of a slower load and line transient response. Increasing the crossover frequency improves the transient response at the (potential) cost of system instability. A standard rule of thumb sets the crossover frequency ≤ 1/10 of the switching frequency (for the MAX15041, this is approximately 35kHz for the 350kHz fixed switching frequency).

First, select the passive and active power components that meet the application's requirements. Then, choose the small-signal compensation components to achieve

the desired closed-loop frequency response and phase margin as outlined in the *Closing the Loop: Designing the Compensation Circuitry* section.

Closing the Loop: Designing the Compensation Circuitry

- 1) Select the desired crossover frequency. Choose f_{CO} equal to $1/10^{th}$ of f_{SW}, or f_{CO} \approx 35kHz.
- 2) Select R_C using the transfer-loop's fourth asymptote gain (assuming $f_{CO} > f_{P1}$, f_{P2} , and f_{Z1} and setting the overall loop gain to unity) as follows:

$$1 = \frac{V_{FB}}{V_{OUT}} \times g_{MV} \times R_C \times G_{MOD} \times R_{LOAD}$$
$$\times \frac{1}{2\pi \times f_{CO} \times C_{OUT} \times (ESR + R_{LOAD})}$$

therefore:

$$R_{C} = \frac{V_{OUT}}{V_{FB}} \times \frac{2\pi \times f_{CO} \times C_{OUT} \times (ESR + R_{LOAD})}{g_{MV} \times G_{MOD} \times R_{LOAD}}$$

For R_{LOAD} much greater than ESR, the equation can be further simplified as follows:

$$R_{C} = \frac{V_{OUT}}{V_{FB}} \times \frac{2\pi \times f_{CO} \times C_{OUT}}{g_{MV} \times G_{MOD}}$$

where VFB is equal to 0.606V.

3) Select C_C. C_C is determined by selecting the desired first system zero, f_{Z1}, based on the desired phase margin. Typically, setting f_{Z1} below 1/5th of f_{CO} provides sufficient phase margin.

$$f_{Z1} = \frac{1}{2\pi \times C_C R_C} \le \frac{f_{CO}}{5}$$

therefore:

$$C_C \ge \frac{5}{2\pi \times f_{CO} \times R_C}$$

4) If the ESR output zero is located at less than one-half the switching frequency use the (optional) secondary compensation capacitor, C_{CC}, to cancel it, as follows:

$$\frac{1}{2\pi \times C_{CC}R_C} = f_{P3} = f_{Z2} = \frac{1}{2\pi \times C_{OUT}ESR}$$

therefore:

$$C_{CC} = \frac{C_{OUT} \times ESR}{R_{C}}$$

If the ESR zero exceeds 1/2 the switching frequency, use the following equation:

$$f_{P3} = \frac{1}{2\pi \times C_{CC}R_C} = \frac{f_{SW}}{2}$$

therefore:

$$C_{CC} = \frac{2}{2\pi \times f_{SW} \times R_C}$$

The downside of CCC is that it detracts from the overall system phase margin. Care should be taken to guarantee

this third-pole placement is well beyond the desired crossover frequency, minimizing its interaction with the system loop response at crossover. If C_{CC} is smaller than 10pF, it can be neglected in these calculations.

Setting the Soft-Start Time

The soft-start feature ramps up the output voltage slowly, reducing input inrush current during startup. Size the Css capacitor to achieve the desired soft-start time tss using:

$$C_{SS} = \frac{I_{SS} \times I_{SS}}{V_{FB}}$$

Iss, the soft-start current, is $5\mu A$ (typ) and VFB, the output feedback voltage threshold, is 0.606V (typ). When using large COUT capacitance values, the high-side current limit may trigger during the soft-start period. To ensure the correct soft-start time, tss, choose Css large enough to satisfy:

$$C_{SS} >> C_{OUT} \times \frac{V_{OUT} \times I_{SS}}{(I_{HSCL_MIN} - I_{OUT}) \times V_{FB}}$$

IHSCL_MIN is the minimum high-side switch, current-limit value.

Power Dissipation

The MAX15041 is available in a thermally enhanced TQFN package and can dissipate up to 1.666W at $T_A = +70^{\circ}\text{C}$. The exposed pad should be connected to SGND externally, preferably soldered to a large ground plane to maximize thermal performance. When the die temperature exceeds +155°C, The thermal-shutdown protection is activated (see the *Thermal-Shutdown Protection* section).

Layout Procedure

Careful PCB layout is critical to achieve clean and stable operation. It is highly recommended to duplicate the MAX15041 evaluation kit layout for optimum performance. If deviation is necessary, follow these guidelines for good PCB layout:

 Connect input and output capacitors to the power ground plane; connect all other capacitors to the signal ground plane.

- 2) Place capacitors on V_{DD}, IN, and SS as close as possible to the IC and the corresponding pin using direct traces. Keep the power ground plane (connected to PGND) and signal ground plane (connected to SGND) separate. PGND and SGND connect at only one common point near the input bypass capacitor return terminal.
- 3) Keep the high-current paths as short and wide as possible. Keep the path of switching current short and minimize the loop area formed by LX, the output capacitors, and the input capacitors.
- Connect IN, LX, and PGND separately to a large copper area to help cool the IC to further improve efficiency.
- 5) Ensure all feedback connections are short and direct. Place the feedback resistors and compensation components as close as possible to the IC.
- 6) Route high-speed switching nodes (such as LX and BST) away from sensitive analog areas (such as FB and COMP).




Figure 3. Typical Operating Circuit 1 (4.5V to 28V Input Buck Converter)

Table 1. Typical Component Values for Common Output-Voltage Settings

V _{OUT} (V)	L (μH)	C _C (nF)	R_{C} ($k\Omega$)	R ₁ and R ₂
5.0	4.7	8	2.70	
3.3	4.7	12	1.80	Select R ₂ so that:
2.5	3.3	22	1.50	$5k\Omega \le R_2 \le 50k\Omega$ Calculate R ₁ using the equation in the
1.8	2.2	33	1.00	Setting the Output Voltage section.
1.2	2.2	47	0.68	3


Pin Configuration



Package Information

For the latest package outline information and land patterns, go to www.maxim-ic.com/packages.

PACKAGE TYPE	PACKAGE CODE	DOCUMENT NO.
16 TQFN	T1633+4	<u>21-0136</u>



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.