

POWERTIP TECH. CORP.
DISPLAY DEVICES FOR BETTER ELECTRONIC DESIGN

Specification For Approval

Customer : _____


Model Type : COG Module

Sample Code : _____

Mass Production Code : PE13264ARU-002-H

Revision : 0

Customer Sign	Sales Sign	Checked By (QA)	Approved By	Prepared By



久立光電股份有限公司
POWERTIP DISPLAY CORPORATION

LCM SPECIFICATION

CUSTOMER : 久 正 光 電

MODEL : D-GSC20196B-0

VER.3

APPROVED	CHECKED	ORGANIZED

CUSTOMER APPROVED BY:

--

台中市台中工業區 407 工業六路八號
No.8, 6 th Road Taichung Industrial Park Taichung 407 Taiwan, R.O.C

TEL : 886-4-23556888, FAX : 886-4-23556898



Contents

Page

1. Mechanical Specification & Diagram.....	3
2. Absolute Maximum Rating.....	5
3. Electrical Characteristics.....	5
4. Optical Characteristics.....	6
5. Optical Definitions.....	6
6. Interface Pin Function.....	8
7. Block Diagram.....	10
8. Power supply for LCD module.....	11
9. Specification of Quality Assurance.....	12
10. Standard Specifications for Reliability.....	14




1. Mechanical Specification & Diagram

1.1 Mechanical Specification

ITEM	STANDARD VALUE	UNIT
NUMBER OF DOTS	132 × 64	DOTS
MODULE DIMENSION	87.5 (W) × 74.0 (H) × 2.0 (T)	mm
EFFECTIVE DISPLAY AREA	79.5 (W) × 39.0 (H)	mm
DOT SIZE	0.5 (W) × 0.5 (H)	mm
DOT PITCH	0.55 (W) × 0.55 (H)	mm
APPROX. WEIGHT	17.6	g
LCD TYPE	STN Yellow green (Positive / Transflective)	
DRIVER METHOD	Duty : 1/65 Bias : 1/9	
VIEWING DIRECTION	6 O'clock	
BACK LIGHT	-----	
DRIVER IC	ST7565S	



1.2 Mechanical Diagram



POWERTIP DISPLAY CORP.



2. Absolute Maximum Rating

ITEM	SYMBOL	MIN	TYP	MAX	UNIT
OPERATING TEMPERATURE	T_{OP}	-20	-	+70	
STORAGE TEMPERATURE	T_{ST}	-30	-	+80	
INPUT VOLTAGE	V_I	-0.3	-	$V_{DD}+0.3$	V
SUPPLY VOLTAGE FOR LOGIC	$V_{DD}-V_{SS}$	-0.3	-	+5.0	V
SUPPLY VOLTAGE FOR LCD	$V_{DD}-V_5$	-13.0	-	+0.3	V
SUPPLY VOLTAGE	Be sure that you are grounded when hading LCM.				
STATIC ELECTRICITY					

3. Electrical Characteristics

ITEM	SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNIT
SUPPLY VOLTAGE FOR LOGIC	$V_{DD}-V_{SS}$	$T_a=25$	3.1	3.3	3.5	V
SUPPLY VOLTAGE FOR LCD	$V_{DD}-V_5$ (V_{op})	$T_a=25$	8.85	9.0	9.15	V
INPUT HIGH VOL.	V_{IH}	$T_a=25$	$0.8V_{DD}$	-	V_{DD}	V
INPUT LOW VOL.	V_{IL}	$T_a=25$	VSS	-	$0.2V_{DD}$	V
OUTPUT HIGH VOL.	V_{OH}	$T_a=25$	$0.8V_{DD}$	-	V_{DD}	V
OUTPUT LOW VOL.	V_{OL}	$T_a=25$	VSS	-	$0.2V_{DD}$	V
SUPPLY CURRENT	I_{DD}	$V_{DD}=3.3V$	-	1.1	1.65	mA






4. Optical Characteristics

STN

ITEM	SYMBOL	CONDITIO N	MIN.	TYP.	MAX.	UNIT
VIEW ANGLE (V)		CR \geq 2	-40	-	+40	Deg.
VIEW ANGLE (H)		CR \geq 2	-40	-	+40	Deg.
CONTRAST RATIO	CR	Ta=25	-	5	-	-
RESPONSE TIME	Tr	Ta=25	-	200	400	ms
RESPONSE TIME	Td	Ta=25	-	200	400	ms

5. Optical Definitions





$$\text{Contrast ratio} = \frac{\text{Brightness at nonselected segment (B2)}}{\text{Brightness at selected segment (B1)}}$$

Contrast ratio (CR)



6. Interface Pin Function


NO	SYMBOL	FUNCTION
1	/CS1	This is the chip select signal. When $\overline{\text{CS1}} = \text{"L"}$ and $\text{CS2} = \text{"H"}$, then the chip select becomes active, and data/command I/O is enabled.
2	/RES	When $\overline{\text{RES}}$ is set to "L," the settings are initialized. The reset operation is performed by the $\overline{\text{RES}}$ signal level.
3	A0	This is connect to the least significant bit of the normal MPU address bus, and it determines whether the data bits are data or a command. A0 = "H": Indicates that D0 to D7 are display data. A0 = "L": Indicates that D0 to D7 are control data.
4	/WR	• When connected to an 8080 MPU, this is active <u>LOW</u> . (R/W) This terminal connects to the 8080 MPU <u>WR</u> signal. The signals on the data bus are latched at the rising edge of the WR signal.
5	/RD	• When connected to an 8080 <u>MPU</u> , this is active <u>LOW</u> . (E) This pin is connected to the <u>RD</u> signal of the 8080 MPU, and the ST7565S series data bus is in an output status when this signal is "L".
6	D0	This is an 8-bit bi-directional data bus that connects to an 8-bit or 16-bit standard MPU data bus.
7	D1	
8	D2	
9	D3	
10	D4	
11	D5	
12	D6	
13	D7	
14	VDD	Shared with the MPU power supply terminal Vcc.
15	VSS	This is a 0V terminal connected to the system GND.
16	VOUT	DC/DC voltage converter. Connect a capacitor between this terminal and VSS.
17	CAP3+	DC/DC voltage converter. Connect a capacitor between this terminal and the CAP1+ terminal.
18	CAP1+	DC/DC voltage converter. Connect a capacitor between this terminal and the CAP1- terminal.



NO	SYMBOL	FUNCTION																														
19	CAP1-	DC/DC voltage converter. Connect a capacitor between this terminal and the CAP1+ terminal.																														
20	CAP2-	DC/DC voltage converter. Connect a capacitor between this terminal and the CAP2+ terminal.																														
21	CAP2+	DC/DC voltage converter. Connect a capacitor between this terminal and the CAP2- terminal.																														
22	CAP4-	DC/DC voltage converter. Connect a capacitor between this terminal and the CAP2+ terminal.																														
23	V1	This is a multi-level power supply for the liquid crystal drive. The voltage Supply applied is determined by the liquid crystal cell, and is changed through the use of a resistive voltage divided or through changing the impedance using an op. amp. Voltage levels are determined based on VDD, and must maintain the relative magnitudes shown below.																														
24	V2																															
25	V3	VDD (= V0) \geq V1 \geq V2 \geq V3 \geq V4 \geq V5 When the power supply turns ON, the internal power supply circuits produce the V1 to V4 voltages shown below. The voltage settings are selected using the LCD bias set command.																														
26	V4	<table border="1"> <thead> <tr> <th></th> <th>1/65 DUTY</th> <th>1/49 DUTY</th> <th>1/33 DUTY</th> <th>1/55 DUTY</th> <th>1/53 DUTY</th> </tr> </thead> <tbody> <tr> <td>V1</td> <td>1/9*V5, 1/7*V5</td> <td>1/8*V5, 1/6*V5</td> <td>1/6*V5, 1/5*V5</td> <td>1/8*V5, 1/6*V5</td> <td>1/8*V5, 1/6*V5</td> </tr> <tr> <td>V2</td> <td>2/9*V5, 2/7*V5</td> <td>2/8*V5, 2/6*V5</td> <td>2/6*V5, 2/5*V5</td> <td>2/8*V5, 2/6*V5</td> <td>2/8*V5, 2/6*V5</td> </tr> <tr> <td>V3</td> <td>7/9*V5, 5/7*V5</td> <td>6/8*V5, 4/6*V5</td> <td>4/6*V5, 3/5*V5</td> <td>6/8*V5, 4/6*V5</td> <td>6/8*V5, 4/6*V5</td> </tr> <tr> <td>V4</td> <td>8/9*V5, 6/7*V5</td> <td>7/8*V5, 5/6*V5</td> <td>5/6*V5, 4/5*V5</td> <td>7/8*V5, 5/6*V5</td> <td>7/8*V5, 5/6*V5</td> </tr> </tbody> </table>		1/65 DUTY	1/49 DUTY	1/33 DUTY	1/55 DUTY	1/53 DUTY	V1	1/9*V5, 1/7*V5	1/8*V5, 1/6*V5	1/6*V5, 1/5*V5	1/8*V5, 1/6*V5	1/8*V5, 1/6*V5	V2	2/9*V5, 2/7*V5	2/8*V5, 2/6*V5	2/6*V5, 2/5*V5	2/8*V5, 2/6*V5	2/8*V5, 2/6*V5	V3	7/9*V5, 5/7*V5	6/8*V5, 4/6*V5	4/6*V5, 3/5*V5	6/8*V5, 4/6*V5	6/8*V5, 4/6*V5	V4	8/9*V5, 6/7*V5	7/8*V5, 5/6*V5	5/6*V5, 4/5*V5	7/8*V5, 5/6*V5	7/8*V5, 5/6*V5
	1/65 DUTY		1/49 DUTY	1/33 DUTY	1/55 DUTY	1/53 DUTY																										
V1	1/9*V5, 1/7*V5		1/8*V5, 1/6*V5	1/6*V5, 1/5*V5	1/8*V5, 1/6*V5	1/8*V5, 1/6*V5																										
V2	2/9*V5, 2/7*V5		2/8*V5, 2/6*V5	2/6*V5, 2/5*V5	2/8*V5, 2/6*V5	2/8*V5, 2/6*V5																										
V3	7/9*V5, 5/7*V5		6/8*V5, 4/6*V5	4/6*V5, 3/5*V5	6/8*V5, 4/6*V5	6/8*V5, 4/6*V5																										
V4	8/9*V5, 6/7*V5	7/8*V5, 5/6*V5	5/6*V5, 4/5*V5	7/8*V5, 5/6*V5	7/8*V5, 5/6*V5																											
27	V5																															
28	VR	Output voltage regulator terminal. Provides the voltage between VDD and V5 through a resistive voltage divider. IRS = "L" : the V5 voltage regulator internal resistors are not used . IRS = "H" : the V5 voltage regulator internal resistors are used .																														




7. Block Diagram



- IRS :L IRS = "L": Do not use the internal resistors. The V5 voltage level is regulated by an external resistive voltage divider attached to the VR terminal. FRS :OPEN
- SEL1 :L FR :OPEN
- SEL2 :L CL :OPEN
- SEL3 :L /DOF :OPEN
- | DUTY | BIAS |
|------|------------|
| 1/85 | 1/8 or 1/7 |
- CS2 :H This is the chip select signal. When $\overline{CS1} = "L"$ and CS2 = "H," then the chip select becomes active, and data/command I/O is enabled.
- MS :H This pin set to VDD
- CLS :H used Internal oscillator circuit .
- C86 :L 8080 MPU interface.
- P/S :H Parallel data input.
- /HPM :L High power mode



8. Power supply for LCD module



Itan	Set value	units
C1	1.0 to 4.7	uf
C2	0.1 to 4.7	uf



9. Specification of Quality Assurance

1. Purpose

This standard for Quality Assurance should affirm the quality of LCD module products to supply to purchaser by POWERTIP DISPLAY CORPORATION (Supplier).

2. Standard for Quality Test

2.1 Inspection:

Before delivering, the supplier should take the following tests, and affirm the quality of product.

2.2 Electro-Optical Characteristics:

According to the individual specification to test the product.

2.3 Test of Appearance Characteristics:

According to the individual specification to test the product.

2.4 Test of Reliability Characteristics:

According to the definition of reliability on the specification for testing products.

2.5 Delivery Test:

Before delivering, the supplier should take the delivery test.

2.5.1 Test method: According to MIL-STD-105E, General Inspection Level take a single time.

2.5.2 The defects classify of AQL as following:

Major defect: AQL=0.65

Minor defect: AQL=2.5

Total defects: AQL=2.5

3. Nonconforming Analysis & Deal With Manners

3.1 Nonconforming analysis:

3.1.1 Purchaser should supply the detail data of non-conforming sample and the non-suitable state.

3.1.2 After accepting the detail data from purchaser, the analysis of nonconforming should be finished in two weeks.

3.1.3 If supplier can not finish analysis on time, must announce purchaser before two weeks.

3.2 Disposition of nonconforming:

3.2.1 If find any product defect of supplier during assembly time, supplier must change the good product for every defect after recognition.

3.2.2 Both supplier and customer should analyze the reason and discuss the disposition of nonconforming when the reason of nonconforming is not sure.



4. Agreement items


Both sides should discuss together when the following problems happen.

- 4.1 There is any problem of standard of quality assurance, and both sides think that must be modifier.
- 4.2 There is any argument item which does not record in the standard of quality assurance.
- 4.3 Any other special problem.

5. Standard of The Product Appearance Test

5.1 Manner of appearance test:

- 5.1.1 The test must be under 20W x 2 or 40W fluorescent light, and the distance of view must be at 30 cm.
- 5.1.2 When test the model of Tran missive product must add the reflective plate.
- 5.1.3 The test direction is base on about around 45° of vertical line.




5.1.4 Definition of area:

A Area : Viewing area.

B Area : Out of viewing area.

(Outside viewing area)



5.2 Basic principle:

5.2.1 It will accord to the AQL when the standard can not be described.

5.2.2 The sample of the lowest acceptable quality level must be discussed by both supplier and customer when any dispute happened.

5.2.3 Must add new item on time when it is necessary.

5.3 Standard of inspection:(Unit: mm)



10. Standard Specification for Reliability

1. Standard Specification for Reliability of Wide-Temperature COG

NO	Item	Description
1.	High temperature operation	The sample should be allowed to stand at 70 ± 3 for 240(-0,+48) hours under driving condition.
2.	Low temperature operation	The sample should be allowed to stand at -20 ± 3 for 240(-0,+48)hours under driving condition.
3.	High temperature resistance	The sample should be allowed to stand at 80 ± 3 for 240(-0,+48) hours under no-load condition, and then returning it to normal temperature condition, and allowing it stand for 30 minutes.
4.	Low temperature resistance	The sample should be allowed to stand at -30 ± 3 for 240(-0,+48) hours under no-load condition, then returning it to normal temperature condition, and allowing it stand for 24 hours.
5.	Moisture resistance	The sample should be allowed to stand at 40 ± 3 , 90%RH MAX for 240(-0,+48) hours under no-load condition excluding the polarize, then taking it out and drying it at normal temperature.
6.	Thermal shock resistance	The sample should be allowed to stand the following 10 Cycles of operation : 0 for 30 minutes normal temperature for 5 minutes +70 for 30 minutes normal temperature for 5 minutes, as one cycle.
7.	ESD (Electrostatic Discharge)	Human Body Model : 2000 volt electrical discharge from a 100 pF capacitor to the tested device in series with a 1500 ohm resistor. Apply VDD & VSS to LCD module unit. Test for functionality no missing lines after the discharge, but LCD module may reset. Machine model : 200 volt electrical discharge from a 200 pF capacitor to the tested device with no series resistance. Apply to VDD & VSS to LCD module unit without including hand phone. Test for functionality no any missing lines after the discharge, but LCD module can be reset if display off.



2. Testing Conditions and Inspection Criteria

In order to do the final test the testing sample must be in room temperature for 24hours, to ensure stability.

NO	Item	Test Model	Inspection Criteria
1.	Current Consumption	Refer To Specification	The current must be under three times of initiated test.
2.	Contrast	Refer To Specification	The contrast must be large than half of initiated test.
3.	Appearance	Visual inspection	Defect free.

3. Life Time



NO	Item	Description
1.	Life time	Functions, performance, appearance, etc. shall be free from remarkable deterioration within 50,000 hours under ordinary operating and storage conditions room temperature (25 ± 10), normal humidity (45 ± 20 % RH), and in area not exposed to direct sun light.
2.	Life time	Functions, performance, appearance, etc. shall be free from remarkable deterioration within 5,000 hours under ordinary operating and storage conditions high temperature 70 , normal humidity(45 ± 20 %RH), and in area not exposed to direct sun light.

Note : From our experience the life time of high humidity operation and high temperature operation as above mentioned could be achieved.






POWERTIP DISPLAY CORP.






Standard of inspection:(Unit: mm)

NO	Item	Criterion	AQL												
1.	Electrical Testing	1.1 Missing vertical, horizontal segment, segment contrast defect. 1.2 Missing character , dot or icon. 1.3 Display malfunction. 1.4 No function or no display. 1.5 Current consumption exceeds product specifications. 1.6 LCD viewing angle defect. 1.7 Mixed product types. 1.8 Contrast defect.	0.65												
2.	LCD black spots, white spots, contamination	2.1 Round type : As following drawing $= (x + y) / 2$  <table border="1" data-bbox="753 824 1334 1124"> <thead> <tr> <th>SIZE</th> <th>Acceptable Q'TY</th> </tr> </thead> <tbody> <tr> <td>0.10</td> <td>Accept no dense</td> </tr> <tr> <td>0.10 < 0.20</td> <td>2</td> </tr> <tr> <td>0.20 < 0.25</td> <td>1</td> </tr> <tr> <td>0.25 <</td> <td>0</td> </tr> </tbody> </table>	SIZE	Acceptable Q'TY	0.10	Accept no dense	0.10 < 0.20	2	0.20 < 0.25	1	0.25 <	0	2.5		
		SIZE	Acceptable Q'TY												
0.10	Accept no dense														
0.10 < 0.20	2														
0.20 < 0.25	1														
0.25 <	0														
2.2 Line type : (As following drawing)  <table border="1" data-bbox="702 1249 1355 1554"> <thead> <tr> <th>Length</th> <th>Width</th> <th>Acceptable Q'TY</th> </tr> </thead> <tbody> <tr> <td>-----</td> <td>W 0.02</td> <td>Accept no dense</td> </tr> <tr> <td>L 3.0</td> <td>0.02 < W 0.03</td> <td rowspan="2">3</td> </tr> <tr> <td>L 2.5</td> <td>0.03 < W 0.05</td> </tr> <tr> <td>-----</td> <td>0.05 < W</td> <td>As round type</td> </tr> </tbody> </table>	Length	Width	Acceptable Q'TY	-----	W 0.02	Accept no dense	L 3.0	0.02 < W 0.03	3	L 2.5	0.03 < W 0.05	-----	0.05 < W	As round type	2.5
Length	Width	Acceptable Q'TY													
-----	W 0.02	Accept no dense													
L 3.0	0.02 < W 0.03	3													
L 2.5	0.03 < W 0.05														
-----	0.05 < W	As round type													



NO	Item	Criterion	AQL																		
3.	Polarize bubbles	$= (x + y) / 2$  <table border="1" data-bbox="726 342 1334 638"> <thead> <tr> <th>Size</th> <th>Acceptable Q'TY</th> </tr> </thead> <tbody> <tr> <td>0.20</td> <td>Accept no dense</td> </tr> <tr> <td>0.20 < 0.50</td> <td>3</td> </tr> <tr> <td>0.50 < 1.00</td> <td>2</td> </tr> <tr> <td>1.00 <</td> <td>0</td> </tr> <tr> <td>Total Q'TY</td> <td>3</td> </tr> </tbody> </table>	Size	Acceptable Q'TY	0.20	Accept no dense	0.20 < 0.50	3	0.50 < 1.00	2	1.00 <	0	Total Q'TY	3	2.5						
Size	Acceptable Q'TY																				
0.20	Accept no dense																				
0.20 < 0.50	3																				
0.50 < 1.00	2																				
1.00 <	0																				
Total Q'TY	3																				
4.	Scratches	Follow NO.2 LCD black spots, white spots, contamination																			
5.	Glass Crack	<p>Symbols :</p> <p>x : Chip length y : Chip width z : Chip thickness</p> <p>t : Glass thickness a : LCD side length</p> <p>L : Electrode pad length</p> <p>5.1 General glass crack :</p> <p>5.1.1 Corner crack :</p>  <table border="1" data-bbox="555 1176 1378 1323"> <thead> <tr> <th>z :</th> <th>y</th> <th>x</th> </tr> </thead> <tbody> <tr> <td>Z 1/2t</td> <td>Not over viewing area</td> <td>x 1/8a</td> </tr> <tr> <td>1/2t < Z 2t</td> <td>Not exceed 1/2 SP width</td> <td>x 1/8a</td> </tr> </tbody> </table> <p>☉If there are 2 or more chips, x is the total length of each chip.</p> <p>5.1.2 Crack on panel surface and crack between panels :</p>  <table border="1" data-bbox="555 1747 1378 1895"> <thead> <tr> <th>z</th> <th>y</th> <th>x</th> </tr> </thead> <tbody> <tr> <td>Z 1/2t</td> <td>Not over viewing area</td> <td>x 1/8a</td> </tr> <tr> <td>1/2t < Z 2t</td> <td>Not exceed 1/2 SP width</td> <td>x 1/8a</td> </tr> </tbody> </table>	z :	y	x	Z 1/2t	Not over viewing area	x 1/8a	1/2t < Z 2t	Not exceed 1/2 SP width	x 1/8a	z	y	x	Z 1/2t	Not over viewing area	x 1/8a	1/2t < Z 2t	Not exceed 1/2 SP width	x 1/8a	2.5
z :	y	x																			
Z 1/2t	Not over viewing area	x 1/8a																			
1/2t < Z 2t	Not exceed 1/2 SP width	x 1/8a																			
z	y	x																			
Z 1/2t	Not over viewing area	x 1/8a																			
1/2t < Z 2t	Not exceed 1/2 SP width	x 1/8a																			



NO	Item	Criterion	AQL												
5.	Glass Crack	5.2 Protrusion over terminal : 5.2.1 Crack on electrode pad : Top of the glass :  Bottom of the glass :  <table border="1" data-bbox="483 622 1353 797"> <thead> <tr> <th></th> <th>y</th> <th>x</th> <th>z</th> </tr> </thead> <tbody> <tr> <td>top of the glass</td> <td>y 0.5 mm</td> <td>x 1/8a</td> <td>0 < z t</td> </tr> <tr> <td>back of the glass</td> <td>Not over viewing area</td> <td>x 1/8a</td> <td>0 < z t</td> </tr> </tbody> </table>		y	x	z	top of the glass	y 0.5 mm	x 1/8a	0 < z t	back of the glass	Not over viewing area	x 1/8a	0 < z t	2.5
			y	x	z										
		top of the glass	y 0.5 mm	x 1/8a	0 < z t										
back of the glass	Not over viewing area	x 1/8a	0 < z t												
5.2.2 Non-conductive portion :   <table border="1" data-bbox="555 1133 1329 1305"> <thead> <tr> <th>KIND</th> <th>y</th> <th>x</th> <th>z</th> </tr> </thead> <tbody> <tr> <td>General</td> <td>y L</td> <td>x 1/8a</td> <td>z t</td> </tr> <tr> <td>COG</td> <td>y w</td> <td>Not touch the ITO terminal</td> <td>z t</td> </tr> </tbody> </table> <p>the alignment mark must not be damaged.</p>	KIND	y	x	z	General	y L	x 1/8a	z t	COG	y w	Not touch the ITO terminal	z t	2.5		
KIND	y	x	z												
General	y L	x 1/8a	z t												
COG	y w	Not touch the ITO terminal	z t												
5.2.3 Glass chip remain  <table border="1" data-bbox="671 1619 1142 1715"> <thead> <tr> <th>y : width</th> <th>x : length</th> </tr> </thead> <tbody> <tr> <td>y 1/3L</td> <td>x a</td> </tr> </tbody> </table>	y : width	x : length	y 1/3L	x a	2.5										
y : width	x : length														
y 1/3L	x a														
6.	Backlight elements	6.1 Illumination source flickers when lit. 6.2 Spots or scratches that appear when lit must be judged . using LCD spot, lines and contamination standards. 6.3 Backlight doesn't light or color is wrong.	0.65 2.5 0.65												



POWERTIP DISPLAY CORP.

NO	Item	Criterion	AQL
7.	General appearance	7.1 No oxidation, contamination, curves or, bends on interface pin (OLB) of TCP.	2.5
		7.2 No cracks on interface pin (OLB) of TCP.	0.65
		7.3 No contamination, solder residue or solder balls on product.	2.5
		7.4 The IC on the TCP may not be damaged.	2.5
		7.5 The uppermost edge of the protective strip on the interface pin must be present or look as if it cause the interface pin to sever.	2.5
		7.6 The residual rosin or tin oil of soldering (component or chip component) is not burned into brown or black color.	2.5
		7.7 Sealant on top of the ITO circuit has not hardened	
		7.8 Pin type must match type in specification sheet.	0.65
		7.9 LCD pin loose or missing pins.	0.65
		7.10 Product packaging must the same as specified on packaging specification sheet.	0.65
		7.11 Product dimension and structure must conform to product specification sheet .	0.65