

POWERTIP TECH. CORP.

DISPLAY DEVICES FOR BETTER ELECTRONIC DESIGN

Specification For Approval

Customer	:	
Model Type	:	LCD Module
Sample Code	:	PG12232LRU-CNN-B
Mass Production Code	•	
Edit	:	A

Customer	Sign	Sales Sign	Approved By	Prepared By

CONTENTS

1.SPECIFICATIONS

- 1.1 Features
- 1.2 Mechanical Specifications
- 1.3 Absolute Maximum Ratings
- 1.4 DC Electrical Characteristics
- 1.5 Optical Characteristics
- 1.6 Backlight Characteristics

2.MODULE STRUCTURE

- 2.1 Counter Drawing
- 2.2 Interface Pin Description
- 2.3 Timing Characteristics
- 2.4 Display Command

1. SPECIFICATIONS

1.1 Features

- Full dot-matrix structure with 122 dots *32 dots
- 1/32 Duty, 1/6 bias
- STN LCD, positive
- Transflective LCD, yellow green
- 6 o'clock viewing angle
- 8 bits parallel data input
- Built-in LED backlight
- Applied IC SED1520

1.2 Mechanical Specifications

• Outline dimension : 98.0mm(L)*60.0mm(W)*14.0mm max.(H)

Viewing area : 76.0mm *25.2mm
 Active area : 69.5mm *20.76mm
 Dot size : 0.53mm *0.61mm
 Dot pitch : 0.57mm *0.65mm

1.3 Absolute Maximum Ratings

Item	Symbol	Conditions	Min.	Max.	Unit
Power supply Voltage	VDD	-	0	7.0	V
LCD drive Supply voltage	VDD-VEE	ı	ı	13.0	V
Input voltage	VIN	ı	-0.3	VDD+0.3	V
Operating temperature	TOPR	-	0	50	°C
Storage temperature	TSTG	-	-20	70	°C
Humidity*1	HD	-	-	90	%RH

1.4 DC Electrical Characteristics

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Logic Supply voltage	Vdd	-	4.5	5.0	5.5	V
"H" input voltage	Vih	-	0.8VDD	-	Vdd	V
"L" input voltage	VIL	-	0	-	0.2VDD	V
Supply current	Idd	VDD=5V	2.10	2.20	2.36	mA
LCD driving voltage	Vop	VDD-VO	5.78	6.41	7.91	V





1.5 Optical Characteristics

Item	Item Symbol		Min.	Тур.	Max	Reference
Viewing angle	θ	C≥2.0,Ø=0°C	40°	ı	ı	Notes 1 & 2
Contrast	С	θ=5°, Ø=0°	2	3	-	Note 3
Response time(rise)	tr	θ=5°, Ø=0°	-	150ms	300ms	Note 4
Response time(fall)	tf	θ=5°, Ø=0°	-	300ms	50ms	Note 4

Note 1: Definition of angles θ and \emptyset

Note 2: Definition of viewing angles $\theta 1$ and $\theta 2$






 $\begin{array}{c} \text{viewing angle }\theta \ (\mbox{\varnothing fixed}) \\ \text{Note:} \quad \text{Optimum viewing angle with the} \\ \text{naked eye and viewing angle }\theta \ \text{at} \\ \text{Cmax. Above are not always the same} \end{array}$


Note 4: Definition of response time

Note 3: Definition of contrast C

Brightness (reflection) of unselected dot (B2)

Brightness (reflection) of selected dot (B1)





Note: Measured with a transmissive LCD panel which is displayed 1 cm²

 V_{OPR} : Operating voltage t_r : Response time (rise)

f _{FRM} : Frame frequency t_f : Response time (fall)



POWERTIP TECHNOLOGY CORPORATION DISPLAY DEVICES FOR BETTER ELECTRONIC DESIGN

1.6 Backlight Characteristic

The LCD Module is backlight using a LED panel

•. Maximum Ratings

Item	Symbol	Conditions	Min.	Max.	Unit
Forward current	IF	TA=25°C	-	650	mA
Reverse voltage	VR	TA=25°C	ı	8	V
Power dissipation	Po	TA=25°C	-	2.99	W
Operating Temperature	TOPR	-	-20	70	°C
Storage temperature	TSTG	-	-40	80	°C

•. Electrical Ratings

 $TA=25^{\circ}C$

Item	Symbol	Condition	Min.	Тур.	Max.	Unit	
Forward voltage	VF	IF=260mA	-	4.2	4.6	V	
Reverse current	IR	VR=8V	-	-	0.2	mA	
Luminous intensity	IV	IF=260mA	248	310	ı	cd/m ²	
Wavelength	HUE	IF=260mA	571	-	576	nm	
Color	Yellow Green						

2. MODULE STRUCTURE


2.1 Counter Drawing

*See Appendix

2.2 Interface Pin Description

Pin No	Symbol	Function					
1	Vss	Signal ground (GND)					
2	Vdd	Power supply for logic (+5V)					
3	VEE	Operating voltage for LCD (variable)					
4	A0	"L" is instruction "H" is data					
5	CS1	Chip enable active "L", segment 0~segment 61					
6	RD (E)	Data read (68-family MPU : Enable Signal)					
		Four low order bi-directional three-state data bus lines. Used					
7~10	DB0~DB3	for data transfer between the MPU and the LCD module.					
		These four are not used during 4-bit operation.					
		Four high order bi-directional three-state data bus lines.					
11 14	DB4~DB7	Used for data transfer between the MPU and the LCD					
11~14		module.					
		DB7 can be used as a busy flag.					
15	A	LED backlight drive voltage V+					
16	K	LED backlight drive voltage ground					
17	CS2	Chip Enable active "L", segment 62~segment 122					
18	$\overline{WR} (R/\overline{W})$	Data write (68-family MPU : Data read and write)					

Contrast Adjust







POWERTIP TECHNOLOGY CORPORATION
DISPLAY DEVICES FOR BETTER ELECTRONIC DESIGN

2.3 Timing Characteristics

•.MPU Bus Read/Write I (80-family MPU)



• MPU Bus Read/Write II (68-family MPU)





•MPU Bus Read/Write I (80-family MPU)

 $VDD = +5V \pm 10\%, VSS = 0V, Ta = -20 \text{ to } 70^{\circ}C$

Item	Symbol	Conditions	Min.	Max.	Unit
Address hold time	tAH8	-	10	1	ns
Address setup time	tAW8	-	20	1	ns
System cycle time	tCYC8	1	1000	1	ns
Control pulse width	tCC	-	200	-	ns
Data setup time	tDS8	-	80	-	ns
Data hold time	tDH8	-	10	-	ns
RD access time	tACC8	CL=100 PF	-	90	ns
Output disable time	tCH8		10	60	ns

•MPU Bus Read/Write II (68-family MPU)

$V_{DD}=+5V\pm10\%$, $V_{SS}=0V$, $T_{a}=-20$ to 70

Item		Symbol	Conditions	Min.	Max.	Unit
System cycle ti	System cycle time		-	1000	ı	ns
Address setup to	ime	tAW6	-	20	ı	ns
Address hold time		tAH6	-	10	ı	ns
Data hold time		tDS6	ı	80	1	ns
Data hold tim	e	tDH6	-	10	-	ns
Output disable t	ime	tOH6	CL=100 PF	10	60	ns
Access time		tACC6		-	90	ns
Enable pulse width	Read	tEW	-	100	-	ns
	Write		-	80	-	ns

2.4 Display Command COMMAND

Summary

Command	Code						Function						
	A0	RD	WR	D7	D6	D5	D4	D	5 D2	D1	D ₀		
Display On/Off	0	1	0	1	0	1	0	1	1	1	0/1	Turns display on or off.	
												1: ON, 0:OFF	
Display start line	0	1	0	1	1	0	Display	y st	art ad	dress(o to	Specifies RAM line corresponding to top	
							31)					line of display.	
Set page address	0	1	0	1	0	1	1	1	0	Page(o to 3)	Set s display RAM page in page address	
												register.	
Set column	0	1	0	0		Colum	nn addr	ecc	(o to	79)		Sets display RAM column address in	
(segment) address						Colui	iii addi	CSS	(0 10	19)		column address register.	
												Reads the following status:	
												BUSY 1: Busy	
												0: Ready	
												ADC 1: CW output	
Read status	0	0	1	Busy	ADC	ON/OFF	Reset	0	0	0	0	0: CCW output	
												ON/OFF 1: Display off	
												0: Display on	
												RESET 1: Being reset	
												0: Normal	
Write display data	1	1	0			V	Vrite da	ta	l			Write data from data bus into display RAM.	
Read display data	1	0	1			n	Read dat	ŀa				Reads data from display RAM onto data	
						r	tead dai	la				bus.	
Select ADC	0	1	0	1	0	1	0	0	0	0	0/1	0: CW output, 1:CCW output	
Statis drive	0	1	0	1	0	1	0	0	1	0	0/1	Selects static driving operation.	
ON/OFF												1:static drive, 0: Normal driving	
Select duty	0	1	0	1	0	1	0	1	0	0	0/1	Selects LCD duty cycle	
												1: 1/32, O: 1/16	
Read-Modify-Write	0	1	0	1	1	1	0	0	0	0	0	Read-modify-write ON	
End	0	1	0	1	1	1	0	1	1	1	0	Read-modify-write OFF	
Reset	0	1	0	1	1	1	0	0	0	1	0	Software reset	

Command description

Table 3 is the command table. The SED1520 series identifies a data bus using a combination of A0 and R/ $\overline{\text{W}}$ (RD or WR) signals. As the MPU translates a command in the internal timing only (independent from the external clock). Its speed is very high. The busy check is usually not required.

Display ON/OFF

A0	RD	R/W WR	D7	D6	D ₅	D4	D3	D ₂	D1	D ₀	
0	1	0	1	0	1	0	1	1	1	D	AE

EH,AFH

This command turns the display on and off.

• D=1: Display ON • D=0: Display OFF

Display Start Line

This command specifies the line address shown if Figure 3 and indicates the display line that corresponds to COM0. The display area begins at the specified line address and continues in the line address increment direction. This area having the number of lines of the specified display duty is displayed. If the line address is changed dynamically by this command the vertical smooth scrolling and paging can be used.

		R/w									
A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D ₀	
0	1	0	1	1	0	A4	Аз	A2	A1	Ao	

C0H.DFH

This command loads the display start line register.

A4	А3	A2	A1	Α0	Line Address
0	0	0	0	0	0
0	0	0	0	1	1
		:			:
		:			:
1	1	1	1	1	31

See Figute 2.

Set Page Address

This command specifies the page address that corresponds to the low address of the display data RAM when it is accessed by the MPU. Any bit of the display data RAM can be accessed when its page address and column address are specified. The display status is not changed even when the page address is changed.

A0	RD	R/W WR	D7	D6	D ₅	D4	D3	D ₂	D ₁	D ₀	
0	1	0	1	0	1	1	1	0	A1	A0	B8H,E

BBH



This command loads the page address register.

A1	A0	Page
0	0	0
0	1	1
1	0	2
1	1	3

Set column Address

This command specifies a column address of the display data RAM. When the display data RAM is accessed by the MPU continuously, the column address is incremented by 1 each time it is accessed from the set address. Therefore, the MPU can access to data continuously. The column address stops to be incremented at address 80, and the page address is not changed continuously.

		R/W								
A0	RD	WR	D7	D ₆	D5	D4	D3	D2	D1	D ₀
0	1	0	0	A6	A5	A4	А3	A2	A1	A0

00H,4FH

This command loads the column address register.

A6	A5	A4	А3	A2	A1	A0	Line Address
0	0	0	0	0	0	0	0
0	0	0	0	0	0	1	1
			:				:
			:				:
1	0	0	1	1	1	1	79

Read Status

A0	RD	R/W WR	D7	D6	D5	D4	D3	D2	D1	D0
0	0	1	BUSY	ADC	ON/OF		0	0	0	0
					F	RESET				

Reading the command I/O register (A0=0) yields system status information.

- The busy bit indicates whether the driver will accept a command or not.

 Busy=1: The driver is currently executing a command or is resetting. No new command will be accepted.

 Busy=0: The driver will accept a new command.
- The ACD bit indicates the way column addresses are assigned to segment drivers.
 - ADC=1: Normal. Column address $n \rightarrow segment driver n$.
 - ADC=0: Inverted. Column address 79-u \rightarrow segment driver u.
- The ON/OFF bit indicates the current status of the display. It is the inverse of the polarity of the display ON/OFF command. ON/OFF=1: Display OFF



ON/OFF=0: Display ON

• The RESET bit indicates whether the driver is executing a hardware or software reset or if it is in normal operating mode.

RESET=1: Currently executing reset command.

RESET=0: Normal operation

Write Display Data

		R/W								
A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D ₀
1	1	0				Write	data			

Writes 8-bit of data into the display data RAM, at a location specified by the contents of the column address and page address registers and then increments the column address register by one.

Read Display Data

A0	RD	R/W WR	D7	D6	D5	D4	D3	D2	D1	D ₀
1	0	1				Read	data			

Reads 8-bits of data from the data I/O latch, updates the contents of the I/O latch with display data from the display data RAM location specified by the contents of the column address and page address registers and then increments the column address register.

After loading a new address into the column address register one dummy read is required before valid data is obtained.

Select ADC

		R/w								
A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D ₀
0	1	0	1	0	1	0	0	0	0	D

A0H, A1H

This command selects the relationship between display data RAM column addresses and segment drivers.

D=1: SEG0 \leftarrow column address 4FH,...(inverted)

D=0: SEG0 \leftarrow column address 00H,...(normal)

This command is provided to reduce restrictions on the placement of driver ICs and routing of traces during printed circuit board design. See Figure 2 for a table of segments and column addresses for the two values of D.

Static Drive ON/OFF



A0	RD	R/W WR	D7	D6	D ₅	D4	D3	D ₂	D ₁	D ₀	
0	1	0	1	0	1	0	0	1	0	О	A4H, ,A5H

Forces display on and all common outputs to be selected.

D=1: Static drive on D=0: Static drive off

Select Duty

A0	RD	R/W WR	D7	D6	D5	D4	Dз	D2	D1	D ₀	
0	1	0	1	0	1	0	1	0	0	D	A8

A8H, ,A9H

This command sets the duty cycle of the LCD drive and is only valid for the SED1520F and SED1522F. It is invalid for the SED1521F which performs passive operation. The duty cycle of the SED1521F is determined by the externally generated FR signal.

SED1520 SED1522

D=1: 1/32 duty cycle 1/16 duty cycle D=0: 1/16 duty cycle 1/8 duty cycle

When using the SED1520F0A,SED1522F0A(having a built-in oscillator) and the SED1521F0A continuously, set the duty as follows:

	SED1521FOA	
SED1520FOA	1/32	1/32
	1/16	1/16
SED1522FOA	1/16	1/32
	1/8	1/16

Read-Modify-Write


A0	RD	R/W WR	D7	D6	D5	D4	D3	D2	D1	D ₀
0	1	0	1	1	1	0	0	0	0	0

EOH


This command defeats column address register auto-increment after data reads. The current conetents of the column address register are saved. This mode remains active until an End command is received.

• Operation sequence during cursor display

When the End command is entered, the column address is returned to the one used during input of Read-Modify-Write command. This function can reduce the load of MPU when data change is repeated at a specific display area (such as cursor blinking).




* Any command other than Data Read or Write can be used in the Read-Modify-Write mode. However, the Column Address Set command cannot be used.




End

A0	l	R/W WR	D7	D6	D5	D4	D3	D2	D1	D ₀	
0	1	0	1	1	1	0	1	1	1	0	EEH

This command cancels read-modify-write mode and restores the contents of the column address register to their value prior to the receipt of the Read-Modify-Write command.



Reset



NO.PG12232LRU-CNN-B

		R/w									
A0	RD	WR	D7	D ₆	D ₅	D4	D ₃	D ₂	D1	D ₀	
0	1	0	1	1	1	0	0	0	1	0	

E2H

This command clears

- the display start line register.
- and set page address register to 3 page. It does not affect the contents of the display data RAM.

When the power supply is turned on, a Reset signal is entered in the RES pin. The Reset command cannot be used instead of this Reset signal.