

R1LV0816ASB - 5SI, 7SI

8Mb Advanced LPSRAM (512k word x 16bit)

REJ03C0387-0100 Rev.1.00 2009.12.07

Description

The R1LV0816ASB is a family of low voltage 8-Mbit static RAMs organized as 524,288-words by 16-bit, fabricated by Renesas's high-performance 0.15um CMOS and TFT technologies.

The R1LV0816ASB is suitable for memory applications where a simple interfacing, battery operating and battery backup are the important design objectives.

The R1LV0816ASB is packaged in a 44pin thin small outline mount device [11.76mm×18.41mm 44-pin plastic TSOP (II)]. It gives the best solution for a compaction of mounting area as well as flexibility of wiring pattern of printed circuit boards.

Features


- Single 2.4-3.6V power supply
- Small stand-by current: 1.2μA (Vcc=3.0V, typ.)
- No clocks, No refresh
- All inputs and outputs are TTL compatible
- Easy memory expansion by CS#, LB# and UB#
- Common Data I/O
- Three-state outputs: OR-tie capability
- OE# prevents data contention in the I/O bus
- Operation temperature: -40 ~ +85°C

Ordering information

| Type No. | Power supply | Access time | Temperature Range | Package | |
|----------------------------|-----------------------|-------------|----------------------|--|--|
| R1LV0816ASB-5SI | 2.7V to 3.6V | 55 ns | | 11.76mmv19.44mm 44 nin plastia TCOD // | |
| K 1L V 00 10 A 3 B - 3 S I | 2.4V to 2.7V | 70 ns | -40 ~ +85°C | 11.76mm×18.41mm 44-pin plastic TSOP (II) (normal-bend type) (44P3F) | |
| R1LV0816ASB-7SI | 8I 2.4V to 3.6V 70 ns | | | (normal-bend type) (44F3F) | |




Pin Arrangement



Pin Description

| Pin name | Pin name Function | | | | |
|-------------|---------------------------|--|--|--|--|
| Vcc | Power supply | | | | |
| Vss | Ground | | | | |
| A0 to A18 | Address input (word mode) | | | | |
| DQ0 to DQ15 | Data input/output | | | | |
| CS# | Chip select | | | | |
| WE# | Write enable | | | | |
| OE# | Output enable | | | | |
| LB# | Lower byte enable | | | | |
| UB# | Upper byte enable | | | | |

Block Diagram



Operation Table

| CS# | WE# | OE# | UB# | LB# | DQ0~7 | DQ8~15 | Operation |
|-----|-----|-----|-----|-----|--------|--------|---------------------|
| Н | Χ | Х | Χ | Χ | High-Z | High-Z | Stand-by |
| Х | Х | Х | Н | Н | High-Z | High-Z | Stand-by |
| L | L | Х | Н | L | Din | High-Z | Write in lower byte |
| L | Н | L | Н | L | Dout | High-Z | Read in lower byte |
| L | L | Х | L | Н | High-Z | Din | Write in upper byte |
| L | Н | L | L | Н | High-Z | Dout | Read in upper byte |
| L | L | Х | L | L | Din | Din | Word write |
| L | Н | L | L | L | Dout | Dout | Word read |
| L | Н | Н | L | L | High-Z | High-Z | Output disable |
| L | Н | Н | L | Н | High-Z | High-Z | Output disable |
| L | I | Н | Н | L | High-Z | High-Z | Output disable |

Note 1. H: V_{IH} L: V_{IL} X: V_{IH} or V_{IL}

Absolute Maximum Ratings

| Parameter | Symbol | Value | Unit |
|---|----------------|---|------|
| Power supply voltage relative to Vss | Vcc | -0.5 to +4.6 | V |
| Terminal voltage on any pin relative to Vss | V _T | -0.5 ^{*1} to Vcc+0.3 ^{*2} | V |
| Power dissipation | P _T | 0.7 | W |
| Operation temperature | Topr | -40 to +85 | °C |
| Storage temperature range | Tstg | -65 to 150 | °C |
| Storage temperature range under bias | Tbias | -40 to +85 | °C |

Note 1. -3.0V in case of AC (Pulse width ≤30ns)

^{2.} Maximum voltage is +4.6V

Recommend Operating Conditions

| Parameter | Symbol | Min. | Тур. | Max. | Unit | Test conditions | Note |
|---------------------------|-----------------|------|------|---------|------|------------------|------|
| Supply voltage | Vcc | 2.4 | 3.0 | 3.6 | V | - | |
| | Vss | 0 | 0 | 0 | V | - | |
| Input high voltage | V | 2.0 | - | Vcc+0.2 | V | Vcc=2.4V to 2.7V | |
| | V_{IH} | 2.2 | - | Vcc+0.2 | V | Vcc=2.7V to 3.6V | |
| Input low voltage | V _{IL} | -0.2 | - | 0.4 | V | Vcc=2.4V to 2.7V | 1 |
| | VIL | -0.2 | - | 0.6 | V | Vcc=2.7V to 3.6V | 1 |
| Ambient temperature range | Та | -40 | - | +85 | °C | - | |

Note 1. -3.0V in case of AC (Pulse width ≤30ns)

DC Characteristics

| Parameter | Symbol | Min. | Тур. | Max. | Unit | Test conditions | | | |
|---------------------------|------------------|------|-------------------|------|------|--|--|--|--|
| Input leakage current | | - | - | 1 | μΑ | Vin = Vss to Vcc | | | |
| Output leakage current | 110 | - | - | 1 | μA | | or OE# =V _{IH} or WE# =V _{IL} or B# =V _{IH} , VI/O =Vss to Vcc | | |
| Average operating current | I _{CC1} | - | 20 ^{*1} | 35 | mA | | e, duty =100%, II/O = 0mA , Others = V _{IH} /V _{IL} | | |
| | I _{CC2} | - | 2*1 | 5 | mA | Cycle =1 s, duty =100%, II/O = 0mA CS# \leq 0.2V, V _{IH} \geq V _{CC} -0.2V, V _{IL} \leq 0.2V | | | |
| Standby current | I _{SB} | - | - | 1 | mA | CS# =V _{IH} | | | |
| Standby current | | - | 1.2 ^{*1} | 4 | μА | ~+25°C | Vin ≥ 0V | | |
| | I _{SB1} | _ | 3*2 | 6 | μA | ~+40°C | (1) CS# ≥ V _{CC} -0.2V or (2) LB# = UB# ≥ V _{CC} -0.2V, CS# ≤ 0.2V. | | |
| | | _ | - | 15 | μA | ~+70°C | C3# ≤ 0.2V, | | |
| | | - | - | 20 | μA | ~+85°C | | | |
| Output high voltage | V _{OH} | 2.4 | - | - | ٧ | I _{OH} = -1mA Vcc≥2.7V | | | |
| | V _{OH2} | 2.0 | - | - | V | I _{OH} = -0.1 | mA | | |
| Output low voltage | V _{OL} | - | - | 0.4 | ٧ | I _{OL} = 2mA Vcc≥2.7V | | | |
| | V_{OL2} | - | - | 0.4 | V | I _{OL} = 0.1r | nA | | |

Note 1.Typical parameter indicates the value for the center of distribution at 3.0V(Ta=+25°C), and not 100% tested.

^{2.}Typical parameter indicates the value for the center of distribution at 3.0V(Ta=+40°C), and not 100% tested.

Capacitance

(Ta = 25° C, f =1MHz)


| Parameter | Symbol | Min. | Тур. | Max. | Unit | Test conditions | Note |
|----------------------------|------------------|------|------|------|------|----------------------|------|
| Input capacitance | C in | - | - | 10 | pF | Vin =0V | 1 |
| Input / output capacitance | C _{1/O} | - | - | 10 | pF | V _{I/O} =0V | 1 |

Note 1.Typical parameter is sampled and not 100% tested.

AC Characteristics

Test Conditions (Vcc = $2.4V \sim 3.6V$, Ta = $-40 \sim +85$ °C)

- Input pulse levels: VIL = 0.4V, VIH = 2.4V (Vcc = $2.7V \sim 3.6 \text{ V}$) VIL = 0.4V, VIH = 2.2V (Vcc = $2.4V \sim 2.7 \text{ V}$)
- Input rise and fall times: 5ns
- Input and output timing reference level: 1.4V
- Output load: See figures (Including scope and jig)



Read cycle

| Parameter | Symbol | | 6ASB-5SI te 0) | R1LV0816ASB-7SI | | Unit | Note |
|------------------------------------|------------------|------|-------------------|-----------------|------|------|-------|
| | | Min. | Max. | Min. | Max. | | |
| Read cycle time | t _{RC} | 55 | - | 70 | - | ns | |
| Address access time | t _{AA} | - | 55 | - | 70 | ns | |
| Chip select access time | t _{ACS} | - | 55 | - | 70 | ns | |
| Output enable to output valid | t _{OE} | - | 30 | - | 35 | ns | |
| Output hold from address change | t _{OH} | 10 | - | 10 | - | ns | |
| LB#, UB# access time | t _{BA} | - | 55 | - | 70 | ns | |
| Chip select to output in low-Z | t _{CLZ} | 10 | - | 10 | - | ns | 2,3 |
| LB#, UB# enable to low-Z | t _{BLZ} | 5 | - | 5 | - | ns | 2,3 |
| Output enable to output in low-Z | t _{OLZ} | 5 | - | 5 | - | ns | 2,3 |
| Chip deselect to output in high-Z | t _{CHZ} | 0 | 20 | 0 | 25 | ns | 1,2,3 |
| LB#, UB# disable to high-Z | t _{BHZ} | 0 | 20 | 0 | 25 | ns | 1,2,3 |
| Output disable to output in high-Z | t _{OHZ} | 0 | 20 | 0 | 25 | ns | 1,2,3 |

Write Cycle


| Parameter | Symbol | | 6ASB-5SI te 0) | R1LV081 | 6ASB-7SI | Unit | Note |
|------------------------------------|------------------|------|-------------------|---------|----------|------|------|
| | | Min. | Max. | Min. | Max. | | |
| Write cycle time | t _{wc} | 55 | 1 | 70 | - | ns | |
| Address valid to end of write | t _{AW} | 50 | 1 | 65 | - | ns | |
| Chip select to end of write | t _{CW} | 50 | - | 65 | - | ns | 5 |
| Write pulse width | t _{WP} | 40 | - | 55 | - | ns | 4 |
| LB#, UB# valid to end of write | t _{BW} | 50 | - | 65 | - | ns | |
| Address setup time | t _{AS} | 0 | - | 0 | - | ns | 6 |
| Write recovery time | t _{WR} | 0 | - | 0 | - | ns | 7 |
| Data to write time overlap | t _{DW} | 25 | - | 35 | - | ns | |
| Data hold from write time | t _{DH} | 0 | - | 0 | - | ns | |
| Output enable from end of write | tow | 5 | - | 5 | - | ns | 2 |
| Output disable to output in high-Z | t _{OHZ} | 0 | 20 | 0 | 25 | ns | 1,2 |
| Write to output in high-Z | t _{WHZ} | 0 | 20 | 0 | 25 | ns | 1,2 |

Note 0. If Vcc is 2.4-2.7V, parameters of R1LV0816ASB-7SI (70ns) are applied.


- 1. t_{CHZ} , t_{OHZ} , t_{WHZ} and t_{BHZ} are defined as the time at which the outputs achieve the open circuit conditions and are not referred to output voltage levels.
- 2. Typical parameter is sampled and not 100% tested.
- 3. At any given temperature and voltage condition, t_{HZ} max is less than t_{LZ} min both for given device and from device to device.
- 4. A write occurs during the overlap of a low CS#, a low WE# and a low LB# or low UB#.
 - A write begins at the latest transitions among CS# going low, WE# going low and LB# going low or UB# going low. A write ends at the earliest transitions among CS# going high, WE# going high and LB# going high or UB# going high. t_{WP} is measured from the beginning of write to the end of write.
- 5. t_{CW} is measured from the later of CS# going low to the end of write.
- 6. t_{AS} is measured the address valid to the beginning of write.
- 7. t_{WR} is measured from the earliest of CS# or WE# going high to the end of write cycle.

Timing Waveforms


Read Cycle




Write Cycle (1) (WE# CLOCK)



Write Cycle (2) (CS# CLOCK)



Write Cycle (3) (LB#, UB# CLOCK)



Data Retention Characteristics


| Parameter | Symbol | Min. | Тур. | Max. | Unit | | Test conditions*3 | |
|------------------------------------|------------------|------|-------------------|------|------|---|---|--|
| V _{CC} for data retention | V_{DR} | 1.5 | - | 3.6 | V | Vin ≥ 0V (1) CS# ≥ V_{CC} -0.2V, (2) LB# = UB# ≥ V_{CC} -0.2V, CS# ≤ 0.2V, | | |
| Data retention current | Iccdr | - | 1.2 ^{*1} | 4 | μΑ | ~+25°C | Vcc=3.0V, Vin ≥ 0V | |
| | | - | 3*2 | 6 | μA | ~+40°C | (1) CS# ≥ V _{cc} -0.2V or | |
| | | - | ı | 15 | μA | ~+70°C | (2) LB# = UB# \geq V _{CC} -0.2V, CS# \leq 0.2V, | |
| | | - | - | 20 | μA | ~+85°C | | |
| Chip select to data retention time | t _{CDR} | 0 | - | - | ns | Con ratantian wayafarm | | |
| Operation recovery time | t _R | 5 | - | _ | ms | See retention waveform. | | |

Note 1.Typical parameter indicates the value for the center of distribution at 3.0V(Ta=+25°C), and not 100% tested.

^{2.}Typical parameter indicates the value for the center of distribution at 3.0V(Ta=+40°C), and not 100% tested.

^{3.}CS# controls address buffer, WE# buffer, OE# buffer, LB#, UB# buffer and Din buffer. If CS# controls data retention mode, Vin levels (address, WE#, OE#, LB#, UB#, DQ) can be in the high impedance state.

Data Retention Timing Waveforms



Renesas Technology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

- Renesas lechnology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Notes:

 1. This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warrantes or representations with respect to the accuracy or completeness of the information in this document nor grants any license to any intellectual property girbs to any other rights of representations with respect to the information in this document in this document of the purpose of the respect of the information in this document in the product data, diagrams, charts, programs, algorithms, and application circuit examples.

 3. You should not use the products of the technology described in this document for the purpose of military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations, and procedures required to change without any plan protein. Before purchasing or using any Renesas products listed in this document, in the development is satisfied. The procedure is a such as that disclosed through our website, (http://www.renesas.com)

 3. Renesas has a used reasonable care in compling the information included in this document, but requires a subject to the procedure of the procedure of the procedure of t



RENESAS SALES OFFICES

http://www.renesas.com

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd.
Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7858/7898

Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2377-3473

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 3518-3399

Renesas Technology Singapore Pte. Ltd.
1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510