

Stellaris® LM3S5P56 Microcontroller DATA SHEET

Copyright

Copyright © 2007-2009 Texas Instruments Incorporated All rights reserved. Stellaris and StellarisWare are registered trademarks of Texas Instruments Incorporated. ARM and Thumb are registered trademarks and Cortex is a trademark of ARM Limited. Other names and brands may be claimed as the property of others.

ADVANCE INFORMATION concerns new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.

A Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Texas Instruments Incorporated 108 Wild Basin, Suite 350 Austin, TX 78746 Main: +1-512-279-8800

Main: +1-512-279-8800 Fax: +1-512-279-8879 http://www.luminarymicro.com







Table of Contents

| Revision His | story | 33 |
|---------------|---|----|
| About This I | Document | 36 |
| Audience | | |
| About This Ma | anual | |
| Related Docur | ments | |
| Documentation | n Conventions | |
| 1 | Architectural Overview | 39 |
| 1.1 | Functional Overview | 41 |
| 1.1.1 | ARM Cortex™-M3 | 41 |
| 1.1.2 | On-Chip Memory | 43 |
| 1.1.3 | Serial Communications Peripherals | 44 |
| 1.1.4 | System Integration | 48 |
| 1.1.5 | Advanced Motion Control | 53 |
| 1.1.6 | Analog | 55 |
| 1.1.7 | JTAG and ARM Serial Wire Debug | 57 |
| 1.1.8 | Packaging and Temperature | 58 |
| 1.2 | Target Applications | 58 |
| 1.3 | High-Level Block Diagram | 58 |
| 1.4 | Additional Features | 60 |
| 1.4.1 | Memory Map | 60 |
| 1.4.2 | Hardware Details | 60 |
| 2 | ARM Cortex-M3 Processor Core | 61 |
| 2.1 | Block Diagram | 62 |
| 2.2 | Functional Description | |
| 2.2.1 | Programming Model | 62 |
| 2.2.2 | Serial Wire and JTAG Debug | 69 |
| 2.2.3 | Embedded Trace Macrocell (ETM) | 69 |
| 2.2.4 | Trace Port Interface Unit (TPIU) | 69 |
| 2.2.5 | ROM Table | 70 |
| 2.2.6 | Memory Protection Unit (MPU) | 70 |
| 2.2.7 | Nested Vectored Interrupt Controller (NVIC) | 70 |
| 2.2.8 | System Timer (SysTick) | 71 |
| 3 | Memory Map | 74 |
| 4 | Interrupts | 77 |
| 5 | JTAG Interface | |
| 5.1 | Block Diagram | |
| 5.2 | Signal Description | |
| 5.3 | Functional Description | |
| 5.3.1 | JTAG Interface Pins | |
| 5.3.2 | JTAG TAP Controller | |
| 5.3.3 | Shift Registers | |
| 5.3.4 | Operational Considerations | |
| 5.4 | Initialization and Configuration | |
| 5.5 | Register Descriptions | |
| | <u> </u> | |

| 5.5.1 | Instruction Register (IR) | |
|--------------|---|-----|
| 5.5.2 | Data Registers | 89 |
| 6 | System Control | 92 |
| 6.1 | Signal Description | 92 |
| 6.2 | Functional Description | |
| 6.2.1 | Device Identification | |
| 6.2.2 | Reset Control | |
| 6.2.3 | Non-Maskable Interrupt | |
| 6.2.4 | Power Control | |
| 6.2.5 | Clock Control | |
| 6.2.6 | System Control | |
| 6.3 | Initialization and Configuration | |
| 6.4 | Register Map | |
| 6.5 | Register Descriptions | |
| 7 | Hibernation Module | |
| 7.1 | Block Diagram | |
| 7.2 | Signal Description | |
| 7.3 | Functional Description | |
| 7.3.1 | Register Access Timing | |
| 7.3.2 | Clock Source | |
| 7.3.3 | Battery Management | |
| 7.3.4 | Real-Time Clock | |
| 7.3.5 | Non-Volatile Memory | |
| 7.3.6 | Power Control Using HIB | |
| 7.3.7 | Power Control Using VDD3ON Mode | |
| 7.3.8 | Initiating Hibernate | |
| 7.3.9 | Interrupts and Status | |
| 7.4 | Initialization and Configuration | |
| 7.4.1 | Initialization | |
| 7.4.2 | RTC Match Functionality (No Hibernation) | |
| 7.4.3 | RTC Match/Wake-Up from Hibernation | |
| 7.4.4 | External Wake-Up from Hibernation | |
| 7.4.5 | RTC or External Wake-Up from Hibernation | |
| 7.4.6 | Register Reset | |
| 7.5 | Register Map | |
| 7.6 | Register Descriptions | |
| 8 | Internal Memory | |
| 8.1 | Block Diagram | |
| 8.2 | Functional Description | |
| 8.2.1 | SRAM | |
| 8.2.2 | ROM | |
| 8.2.3 | Flash Memory | |
| 8.3 | Flash Memory Initialization and Configuration | |
| 8.3.1 | Flash Memory Programming | |
| 8.3.2 | 32-Word Flash Memory Write Buffer | |
| 8.3.3 8.4 | Nonvolatile Register Programming | |
| 8.5 | Register MapFlash Memory Register Descriptions (Flash Control Offset) | |
| U.U | 1 10311 MEHOLY IZCUSICI DESCHDUOHS (F10311 CUHUU) OHSEU | ZZJ |

| 8.6 | Memory Register Descriptions (System Control Offset) | 234 |
|--------|--|-------------------|
| 9 | Micro Direct Memory Access (µDMA) | 250 |
| 9.1 | Block Diagram | 251 |
| 9.2 | Functional Description | 251 |
| 9.2.1 | Channel Assignments | 252 |
| 9.2.2 | Priority | 253 |
| 9.2.3 | Arbitration Size | 253 |
| 9.2.4 | Request Types | |
| 9.2.5 | Channel Configuration | |
| 9.2.6 | Transfer Modes | |
| 9.2.7 | Transfer Size and Increment | 264 |
| 9.2.8 | Peripheral Interface | 264 |
| 9.2.9 | Software Request | 264 |
| 9.2.10 | Interrupts and Errors | 265 |
| 9.3 | Initialization and Configuration | 265 |
| 9.3.1 | Module Initialization | 265 |
| 9.3.2 | Configuring a Memory-to-Memory Transfer | 265 |
| 9.3.3 | Configuring a Peripheral for Simple Transmit | 267 |
| 9.3.4 | Configuring a Peripheral for Ping-Pong Receive | 268 |
| 9.3.5 | Configuring Alternate Channels | 271 |
| 9.4 | Register Map | 271 |
| 9.5 | μDMA Channel Control Structure | 272 |
| 9.6 | μDMA Register Descriptions | 279 |
| 10 | General-Purpose Input/Outputs (GPIOs) | 308 |
| 10.1 | Signal Description | |
| 10.2 | Functional Description | 310 |
| 10.2.1 | Data Control | 312 |
| 10.2.2 | Interrupt Control | 313 |
| 10.2.3 | Mode Control | |
| 10.2.4 | Commit Control | |
| 10.2.5 | Pad Control | 315 |
| 10.2.6 | Identification | 315 |
| 10.3 | Initialization and Configuration | |
| 10.4 | Register Map | |
| 10.5 | Register Descriptions | |
| 11 | General-Purpose Timers | |
| 11.1 | Block Diagram | |
| 11.2 | Signal Description | |
| 11.3 | Functional Description | |
| 11.3.1 | GPTM Reset Conditions | |
| 11.3.2 | 32-Bit Timer Operating Modes | |
| 11.3.3 | 16-Bit Timer Operating Modes | |
| 11.3.4 | DMA Operation | |
| 11.3.4 | Initialization and Configuration | |
| 11.4.1 | 32-Bit One-Shot/Periodic Timer Mode | |
| 11.4.2 | 32-Bit Real-Time Clock (RTC) Mode | |
| | 16-Bit One-Shot/Periodic Timer Mode | |
| | 16-Bit Input Edge-Count Mode | |
| 11.7.7 | 10-DIL INDUL EUGE-OUUIL MOUE | $\sigma_I \sigma$ |

| 11.4.5 | 16-Bit Input Edge Timing Mode | 373 |
|--------|---|-----|
| 11.4.6 | 16-Bit PWM Mode | 374 |
| 11.5 | Register Map | 374 |
| 11.6 | Register Descriptions | 375 |
| 12 | Watchdog Timers | 404 |
| 12.1 | Block Diagram | |
| 12.2 | Functional Description | 405 |
| 12.2.1 | Register Access Timing | 406 |
| 12.3 | Initialization and Configuration | 406 |
| 12.4 | Register Map | 406 |
| 12.5 | Register Descriptions | 407 |
| 13 | Analog-to-Digital Converter (ADC) | 429 |
| 13.1 | Block Diagram | |
| 13.2 | Signal Description | |
| 13.3 | Functional Description | |
| 13.3.1 | Sample Sequencers | |
| 13.3.2 | Module Control | 432 |
| 13.3.3 | Hardware Sample Averaging Circuit | 433 |
| 13.3.4 | Analog-to-Digital Converter | 434 |
| 13.3.5 | Differential Sampling | 435 |
| 13.3.6 | Internal Temperature Sensor | 438 |
| 13.3.7 | Digital Comparator Unit | 438 |
| 13.4 | Initialization and Configuration | 443 |
| 13.4.1 | Module Initialization | 443 |
| 13.4.2 | Sample Sequencer Configuration | 444 |
| 13.5 | Register Map | 444 |
| 13.6 | Register Descriptions | 446 |
| 14 | Universal Asynchronous Receivers/Transmitters (UARTs) | 503 |
| 14.1 | Block Diagram | 504 |
| 14.2 | Signal Description | 504 |
| 14.3 | Functional Description | 505 |
| 14.3.1 | Transmit/Receive Logic | 505 |
| 14.3.2 | Baud-Rate Generation | 506 |
| | Data Transmission | |
| | Serial IR (SIR) | |
| | ISO 7816 Support | |
| | LIN Support | |
| | FIFO Operation | |
| | Interrupts | |
| | Loopback Operation | |
| | DMA Operation | |
| 14.4 | Initialization and Configuration | |
| 14.5 | Register Map | |
| 14.6 | Register Descriptions | 514 |
| 15 | Synchronous Serial Interface (SSI) | 560 |
| 15.1 | Block Diagram | 561 |
| 15.2 | Signal Description | 561 |

| | Functional Description | 562 |
|---|--|--|
| 15.3.1 | Bit Rate Generation | 562 |
| 15.3.2 | FIFO Operation | 562 |
| 15.3.3 | Interrupts | 563 |
| 15.3.4 | Frame Formats | 564 |
| 15.3.5 | DMA Operation | |
| 15.4 | Initialization and Configuration | |
| 15.5 | Register Map | |
| 15.6 | Register Descriptions | |
| 16 | Inter-Integrated Circuit (I ² C) Interface | |
| 16.1 | Block Diagram | |
| 16.2 | Signal Description | |
| 16.3 | Functional Description | |
| 16.3.1 | l ² C Bus Functional Overview | |
| | | |
| | Available Speed Modes | |
| | Interrupts | |
| | Loopback Operation | |
| | Command Sequence Flow Charts | |
| 16.4 | Initialization and Configuration | |
| 16.5 | Register Map | |
| 16.6 | Register Descriptions (I ² C Master) | |
| 16.7 | Register Descriptions (I ² C Slave) | 630 |
| 17 | Controller Area Network (CAN) Module | |
| 17.1 | Block Diagram | 640 |
| 17.2 | Signal Description | 640 |
| 17.3 | Functional Description | 641 |
| | | |
| 17.3.1 | Initialization | 642 |
| | Initialization Operation | |
| 17.3.2 | | 642 |
| 17.3.2 17.3.3 | Operation | 642 643 |
| 17.3.2 17.3.3 17.3.4 | Operation | 642 643 644 |
| 17.3.2 17.3.3 17.3.4 17.3.5 | Operation | 642 643 644 645 |
| 17.3.2 17.3.3 17.3.4 17.3.5 17.3.6 | Operation | 642 643 644 645 645 |
| 17.3.2 17.3.3 17.3.4 17.3.5 17.3.6 17.3.7 | Operation Transmitting Message Objects Configuring a Transmit Message Object Updating a Transmit Message Object Accepting Received Message Objects | 642 643 644 645 645 646 |
| 17.3.2 17.3.3 17.3.4 17.3.5 17.3.6 17.3.7 17.3.8 | Operation Transmitting Message Objects Configuring a Transmit Message Object Updating a Transmit Message Object Accepting Received Message Objects Receiving a Data Frame | 642 643 644 645 645 646 646 |
| 17.3.2 17.3.3 17.3.4 17.3.5 17.3.6 17.3.7 17.3.8 17.3.9 | Operation Transmitting Message Objects Configuring a Transmit Message Object Updating a Transmit Message Object Accepting Received Message Objects Receiving a Data Frame Receiving a Remote Frame | 642 643 644 645 645 646 646 |
| 17.3.2 17.3.3 17.3.4 17.3.5 17.3.6 17.3.7 17.3.8 17.3.9 17.3.10 | Operation Transmitting Message Objects Configuring a Transmit Message Object Updating a Transmit Message Object Accepting Received Message Objects Receiving a Data Frame Receive/Transmit Priority | 642 643 644 645 646 646 646 647 |
| 17.3.2 17.3.3 17.3.4 17.3.5 17.3.6 17.3.7 17.3.8 17.3.9 17.3.10 17.3.11 | Operation Transmitting Message Objects Configuring a Transmit Message Object Updating a Transmit Message Object Accepting Received Message Objects Receiving a Data Frame Receiving a Remote Frame Receive/Transmit Priority Configuring a Receive Message Object | 642 643 644 645 645 646 646 646 647 |
| 17.3.2 17.3.3 17.3.4 17.3.5 17.3.6 17.3.7 17.3.8 17.3.9 17.3.10 17.3.11 | Operation Transmitting Message Objects Configuring a Transmit Message Object Updating a Transmit Message Object Accepting Received Message Objects Receiving a Data Frame Receiving a Remote Frame Receive/Transmit Priority Configuring a Receive Message Object Handling of Received Message Objects | 642 643 644 645 646 646 646 647 648 |
| 17.3.2 17.3.3 17.3.4 17.3.5 17.3.6 17.3.7 17.3.8 17.3.9 17.3.10 17.3.11 17.3.12 | Operation Transmitting Message Objects Configuring a Transmit Message Object Updating a Transmit Message Object Accepting Received Message Objects Receiving a Data Frame Receiving a Remote Frame Receive/Transmit Priority Configuring a Receive Message Object Handling of Received Message Objects Handling of Interrupts | 642 643 644 645 646 646 646 647 648 650 651 |
| 17.3.2 17.3.3 17.3.4 17.3.5 17.3.6 17.3.7 17.3.8 17.3.9 17.3.10 17.3.11 17.3.12 17.3.13 | Operation Transmitting Message Objects Configuring a Transmit Message Object Updating a Transmit Message Object Accepting Received Message Objects Receiving a Data Frame Receiving a Remote Frame Receive/Transmit Priority Configuring a Receive Message Object Handling of Received Message Objects Handling of Interrupts Test Mode | 642 643 644 645 646 646 647 648 650 651 653 |
| 17.3.2 17.3.3 17.3.4 17.3.5 17.3.6 17.3.7 17.3.8 17.3.9 17.3.10 17.3.11 17.3.12 17.3.13 17.3.13 | Operation Transmitting Message Objects Configuring a Transmit Message Object Updating a Transmit Message Object Accepting Received Message Objects Receiving a Data Frame Receiving a Remote Frame Receive/Transmit Priority Configuring a Receive Message Object Handling of Received Message Objects Handling of Interrupts Test Mode Bit Timing Configuration Error Considerations | 642 643 644 645 646 646 646 647 648 650 651 653 |
| 17.3.2 17.3.3 17.3.4 17.3.5 17.3.6 17.3.7 17.3.8 17.3.10 17.3.11 17.3.12 17.3.13 17.3.14 17.3.15 17.3.16 | Operation Transmitting Message Objects Configuring a Transmit Message Object Updating a Transmit Message Object Accepting Received Message Objects Receiving a Data Frame Receiving a Remote Frame Receive/Transmit Priority Configuring a Receive Message Object Handling of Received Message Objects Handling of Interrupts Test Mode Bit Timing Configuration Error Considerations Bit Time and Bit Rate | 642 643 644 645 646 646 647 648 650 651 653 653 |
| 17.3.2 17.3.3 17.3.4 17.3.5 17.3.6 17.3.7 17.3.8 17.3.10 17.3.11 17.3.12 17.3.13 17.3.14 17.3.15 17.3.16 | Operation Transmitting Message Objects Configuring a Transmit Message Object Updating a Transmit Message Object Accepting Received Message Objects Receiving a Data Frame Receiving a Remote Frame Receive/Transmit Priority Configuring a Receive Message Object Handling of Received Message Objects Handling of Interrupts Test Mode Bit Timing Configuration Error Considerations Bit Time and Bit Rate Calculating the Bit Timing Parameters | 642 643 644 645 646 646 647 648 650 651 653 655 658 |
| 17.3.2 17.3.3 17.3.4 17.3.5 17.3.6 17.3.7 17.3.8 17.3.9 17.3.10 17.3.11 17.3.12 17.3.13 17.3.14 17.3.15 17.3.16 17.4 | Operation Transmitting Message Objects Configuring a Transmit Message Object Updating a Transmit Message Object Accepting Received Message Objects Receiving a Data Frame Receiving a Remote Frame Receive/Transmit Priority Configuring a Receive Message Object Handling of Received Message Objects Handling of Interrupts Test Mode Bit Timing Configuration Error Considerations Bit Time and Bit Rate Calculating the Bit Timing Parameters Register Map CAN Register Descriptions | 642 643 644 645 646 646 647 648 650 651 653 653 655 658 |
| 17.3.2 17.3.3 17.3.4 17.3.5 17.3.6 17.3.7 17.3.8 17.3.10 17.3.11 17.3.12 17.3.13 17.3.14 17.3.15 17.3.16 17.4 17.5 | Operation Transmitting Message Objects Configuring a Transmit Message Object Updating a Transmit Message Object Accepting Received Message Objects Receiving a Data Frame Receiving a Remote Frame Receive/Transmit Priority Configuring a Receive Message Object Handling of Received Message Objects Handling of Interrupts Test Mode Bit Timing Configuration Error Considerations Bit Time and Bit Rate Calculating the Bit Timing Parameters Register Map | 642 643 644 645 646 646 647 648 650 651 653 655 658 659 |

| 18.3 | Functional Description | 692 |
|--------|------------------------------------|-------|
| 18.3.1 | Operation as a Device | 692 |
| 18.3.2 | Operation as a Host | 697 |
| 18.3.3 | OTG Mode | . 701 |
| 18.3.4 | DMA Operation | 702 |
| 18.4 | Initialization and Configuration | 703 |
| 18.4.1 | Pin Configuration | . 704 |
| 18.4.2 | Endpoint Configuration | 704 |
| 18.5 | Register Map | 705 |
| 18.6 | Register Descriptions | 715 |
| 19 | Analog Comparators | 828 |
| 19.1 | Block Diagram | |
| 19.2 | Signal Description | 829 |
| 19.3 | Functional Description | 829 |
| 19.3.1 | Internal Reference Programming | . 830 |
| 19.4 | Initialization and Configuration | 831 |
| 19.5 | Register Map | 832 |
| 19.6 | Register Descriptions | 832 |
| 20 | Pulse Width Modulator (PWM) | 840 |
| 20.1 | Block Diagram | |
| 20.2 | Signal Description | |
| 20.3 | Functional Description | |
| 20.3.1 | PWM Timer | |
| | PWM Comparators | |
| | PWM Signal Generator | |
| 20.3.4 | Dead-Band Generator | |
| 20.3.5 | Interrupt/ADC-Trigger Selector | |
| 20.3.6 | Synchronization Methods | |
| 20.3.7 | Fault Conditions | 847 |
| 20.3.8 | Output Control Block | 848 |
| 20.4 | Initialization and Configuration | 849 |
| 20.5 | Register Map | 850 |
| 20.6 | Register Descriptions | 852 |
| 21 | Quadrature Encoder Interface (QEI) | 911 |
| 21.1 | Block Diagram | |
| 21.2 | Signal Description | |
| 21.3 | Functional Description | 913 |
| 21.4 | Initialization and Configuration | 915 |
| 21.5 | Register Map | 915 |
| 21.6 | Register Descriptions | 916 |
| 22 | Pin Diagram | 933 |
| 23 | Signal Tables | 934 |
| 24 | Operating Characteristics | 953 |
| 25 | Electrical Characteristics | 954 |
| 25.1 | DC Characteristics | |
| 25 1 1 | Maximum Ratings | 954 |

| 25.1.2 | Recommended DC Operating Conditions | 954 |
|---------|---|-----|
| 25.1.3 | On-Chip Low Drop-Out (LDO) Regulator Characteristics | 955 |
| 25.1.4 | Hibernation Module Characteristics | 955 |
| 25.1.5 | Flash Memory Characteristics | 955 |
| 25.1.6 | GPIO Module Characteristics | 956 |
| 25.1.7 | USB Module Characteristics | 956 |
| 25.1.8 | Current Specifications | 956 |
| 25.2 | AC Characteristics | 957 |
| 25.2.1 | Load Conditions | 957 |
| | Clocks | 957 |
| | JTAG and Boundary Scan | |
| | Reset | |
| | Deep-Sleep Mode | |
| | | |
| 25.2.7 | () | |
| | Analog-to-Digital Converter | |
| | | |
| | Inter-Integrated Circuit (I ² C) Interface | |
| | Universal Serial Bus (USB) Controller | |
| 25.2.12 | Analog Comparator | 968 |
| Α | Boot Loader | 969 |
| A.1 | Boot Loader Overview | 969 |
| A.2 | Serial Interfaces | 969 |
| A.2.1 | Serial Configuration | 969 |
| A.2.2 | Serial Packet Handling | |
| A.2.3 | Serial Commands | 971 |
| В | ROM DriverLib Functions | 974 |
| B.1 | DriverLib Functions Included in the Integrated ROM | 974 |
| С | Register Quick Reference | 996 |
| D | Ordering and Contact Information 1 | 039 |
| D.1 | Ordering Information | |
| D.2 | Part Markings 1 | 039 |
| D.3 | Kits | 039 |
| D.4 | Support Information | 040 |
| E | Package Information1 | 041 |

List of Figures

| Figure 1-1. | Stellaris® LM3S5P56 Microcontroller High-Level Block Diagram | 59 |
|--------------|--|-----|
| Figure 2-1. | CPU Block Diagram | 62 |
| Figure 2-2. | TPIU Block Diagram | |
| Figure 5-1. | JTAG Module Block Diagram | 81 |
| Figure 5-2. | Test Access Port State Machine | 84 |
| Figure 5-3. | IDCODE Register Format | 90 |
| Figure 5-4. | BYPASS Register Format | |
| Figure 5-5. | Boundary Scan Register Format | 91 |
| Figure 6-1. | Basic RST Configuration | 94 |
| Figure 6-2. | External Circuitry to Extend Power-On Reset | 94 |
| Figure 6-3. | Reset Circuit Controlled by Switch | 95 |
| Figure 6-4. | Power Architecture | 98 |
| Figure 6-5. | Main Clock Tree | 100 |
| Figure 7-1. | Hibernation Module Block Diagram | 192 |
| Figure 7-2. | Clock Source Using Crystal | |
| Figure 7-3. | Clock Source Using Dedicated Oscillator and VDD3ON Mode | 195 |
| Figure 8-1. | Internal Memory Block Diagram | |
| Figure 9-1. | μDMA Block Diagram | 251 |
| Figure 9-2. | Example of Ping-Pong µDMA Transaction | 257 |
| Figure 9-3. | Memory Scatter-Gather, Setup and Configuration | 259 |
| Figure 9-4. | Memory Scatter-Gather, µDMA Copy Sequence | 260 |
| Figure 9-5. | Peripheral Scatter-Gather, Setup and Configuration | 262 |
| Figure 9-6. | Peripheral Scatter-Gather, µDMA Copy Sequence | 263 |
| Figure 10-1. | Digital I/O Pads | 311 |
| Figure 10-2. | Analog/Digital I/O Pads | 312 |
| Figure 10-3. | GPIODATA Write Example | 313 |
| Figure 10-4. | GPIODATA Read Example | 313 |
| Figure 11-1. | GPTM Module Block Diagram | 362 |
| Figure 11-2. | 16-Bit Input Edge-Count Mode Example | 368 |
| Figure 11-3. | 16-Bit Input Edge-Time Mode Example | 369 |
| Figure 11-4. | 16-Bit PWM Mode Example | 370 |
| Figure 11-5. | Timer Daisy Chain | 370 |
| Figure 12-1. | WDT Module Block Diagram | 405 |
| Figure 13-1. | Implementation of Two ADC Blocks | 430 |
| Figure 13-2. | ADC Module Block Diagram | 430 |
| Figure 13-3. | Internal Voltage Conversion Result | 434 |
| Figure 13-4. | External Voltage Conversion Result | |
| Figure 13-5. | Differential Sampling Range, V _{IN_ODD} = 1.5 V | 436 |
| Figure 13-6. | Differential Sampling Range, V _{IN ODD} = 0.75 V | |
| Figure 13-7. | Differential Sampling Range, V _{IN_ODD} = 2.25 V | 437 |
| Figure 13-8. | Internal Temperature Sensor Characteristic | |
| Figure 13-9. | Low-Band Operation (CIC=0x0 and/or CTC=0x0) | |
| | Mid-Band Operation (CIC=0x1 and/or CTC=0x1) | |
| | High-Band Operation (CIC=0x3 and/or CTC=0x3) | |
| | UART Module Block Diagram | |

| Figure 14-2. | UART Character Frame | 506 |
|---------------|---|-----|
| Figure 14-3. | IrDA Data Modulation | 508 |
| Figure 14-4. | LIN Message | 509 |
| Figure 14-5. | LIN Synchronization Field | 510 |
| Figure 15-1. | SSI Module Block Diagram | 561 |
| Figure 15-2. | TI Synchronous Serial Frame Format (Single Transfer) | 564 |
| Figure 15-3. | TI Synchronous Serial Frame Format (Continuous Transfer) | 565 |
| Figure 15-4. | Freescale SPI Format (Single Transfer) with SPO=0 and SPH=0 | 566 |
| Figure 15-5. | Freescale SPI Format (Continuous Transfer) with SPO=0 and SPH=0 | 566 |
| Figure 15-6. | Freescale SPI Frame Format with SPO=0 and SPH=1 | 567 |
| Figure 15-7. | Freescale SPI Frame Format (Single Transfer) with SPO=1 and SPH=0 | 568 |
| Figure 15-8. | Freescale SPI Frame Format (Continuous Transfer) with SPO=1 and SPH=0 | 568 |
| Figure 15-9. | Freescale SPI Frame Format with SPO=1 and SPH=1 | 569 |
| Figure 15-10. | MICROWIRE Frame Format (Single Frame) | 570 |
| Figure 15-11. | MICROWIRE Frame Format (Continuous Transfer) | 571 |
| Figure 15-12. | MICROWIRE Frame Format, SSIFss Input Setup and Hold Requirements | 571 |
| Figure 16-1. | I ² C Block Diagram | 603 |
| Figure 16-2. | I ² C Bus Configuration | 604 |
| Figure 16-3. | START and STOP Conditions | 604 |
| Figure 16-4. | Complete Data Transfer with a 7-Bit Address | |
| Figure 16-5. | R/S Bit in First Byte | |
| Figure 16-6. | Data Validity During Bit Transfer on the I ² C Bus | |
| Figure 16-7. | Master Single TRANSMIT | 609 |
| Figure 16-8. | Master Single RECEIVE | |
| Figure 16-9. | Master TRANSMIT with Repeated START | |
| - | Master RECEIVE with Repeated START | |
| - | Master RECEIVE with Repeated START after TRANSMIT with Repeated START | |
| Figure 16-12. | Master TRANSMIT with Repeated START after RECEIVE with Repeated START | 614 |
| Figure 16-13. | Slave Command Sequence | |
| Figure 17-1. | · | |
| Figure 17-2. | CAN Data/Remote Frame | |
| Figure 17-3. | Message Objects in a FIFO Buffer | 650 |
| Figure 17-4. | CAN Bit Time | 654 |
| Figure 18-1. | USB Module Block Diagram | 691 |
| Figure 19-1. | Analog Comparator Module Block Diagram | |
| Figure 19-2. | Structure of Comparator Unit | |
| Figure 19-3. | Comparator Internal Reference Structure | |
| Figure 20-1. | PWM Unit Diagram | |
| Figure 20-2. | PWM Module Block Diagram | |
| Figure 20-3. | PWM Count-Down Mode | 844 |
| Figure 20-4. | PWM Count-Up/Down Mode | 845 |
| Figure 20-5. | PWM Generation Example In Count-Up/Down Mode | |
| Figure 20-6. | PWM Dead-Band Generator | |
| Figure 21-1. | QEI Block Diagram | |
| Figure 21-2. | Quadrature Encoder and Velocity Predivider Operation | |
| Figure 22-1. | 64-Pin LQFP Package Pin Diagram | |

| Figure 25-1. | Load Conditions | 957 |
|---------------|---|------|
| Figure 25-2. | JTAG Test Clock Input Timing | 960 |
| Figure 25-3. | JTAG Test Access Port (TAP) Timing | 961 |
| Figure 25-4. | External Reset Timing (RST) | 961 |
| Figure 25-5. | Power-On Reset Timing | 962 |
| Figure 25-6. | Brown-Out Reset Timing | 962 |
| Figure 25-7. | Software Reset Timing | 962 |
| Figure 25-8. | Watchdog Reset Timing | 962 |
| Figure 25-9. | MOSC Failure Reset Timing | 963 |
| Figure 25-10. | Hibernation Module Timing with Internal Oscillator Running in Hibernation | 964 |
| Figure 25-11. | Hibernation Module Timing with Internal Oscillator Stopped in Hibernation | 964 |
| Figure 25-12. | ADC Input Equivalency Diagram | 965 |
| Figure 25-13. | SSI Timing for TI Frame Format (FRF=01), Single Transfer Timing | |
| | Measurement | 966 |
| • | SSI Timing for MICROWIRE Frame Format (FRF=10), Single Transfer | |
| • | SSI Timing for SPI Frame Format (FRF=00), with SPH=1 | |
| | I ² C Timing | |
| Figure E-1. | 64-Pin LQFP Package | 1041 |

List of Tables

| Table 1. | Revision History | 33 |
|-------------|---|-----|
| Table 2. | Documentation Conventions | 36 |
| Table 2-1. | 16-Bit Cortex-M3 Instruction Set Summary | 63 |
| Table 2-2. | 32-Bit Cortex-M3 Instruction Set Summary | 65 |
| Table 3-1. | Memory Map | 74 |
| Table 4-1. | Exception Types | 77 |
| Table 4-2. | Interrupts | 78 |
| Table 5-1. | Signals for JTAG_SWD_SWO | 81 |
| Table 5-2. | JTAG Port Pins State after Power-On Reset or RST assertion | 82 |
| Table 5-3. | JTAG Instruction Register Commands | 88 |
| Table 6-1. | Signals for System Control & Clocks | 92 |
| Table 6-2. | Reset Sources | 93 |
| Table 6-3. | Clock Source Options | 99 |
| Table 6-4. | Possible System Clock Frequencies Using the SYSDIV Field | 101 |
| Table 6-5. | Examples of Possible System Clock Frequencies Using the SYSDIV2 Field | 101 |
| Table 6-6. | Examples of Possible System Clock Frequencies with DIV400=1 | 102 |
| Table 6-7. | System Control Register Map | 106 |
| Table 6-8. | RCC2 Fields that Override RCC fields | 127 |
| Table 7-1. | Signals for Hibernate | 192 |
| Table 7-2. | Hibernation Module Clock Operation | 198 |
| Table 7-3. | Hibernation Module Register Map | 200 |
| Table 8-1. | Flash Memory Protection Policy Combinations | 219 |
| Table 8-2. | User-Programmable Flash Memory Resident Registers | 222 |
| Table 8-3. | Flash Register Map | 222 |
| Table 9-1. | μDMA Channel Assignments | 252 |
| Table 9-2. | Request Type Support | 254 |
| Table 9-3. | Control Structure Memory Map | 255 |
| Table 9-4. | Channel Control Structure | |
| Table 9-5. | μDMA Read Example: 8-Bit Peripheral | 264 |
| Table 9-6. | μDMA Interrupt Assignments | 265 |
| Table 9-7. | Channel Control Structure Offsets for Channel 30 | 266 |
| Table 9-8. | Channel Control Word Configuration for Memory Transfer Example | 266 |
| Table 9-9. | Channel Control Structure Offsets for Channel 7 | 267 |
| Table 9-10. | Channel Control Word Configuration for Peripheral Transmit Example | |
| Table 9-11. | Primary and Alternate Channel Control Structure Offsets for Channel 8 | 269 |
| Table 9-12. | Channel Control Word Configuration for Peripheral Ping-Pong Receive Example | 270 |
| Table 9-13. | μDMA Register Map | 271 |
| Table 10-1. | GPIO Pins With Non-Zero Reset Values | 309 |
| Table 10-2. | GPIO Pins and Alternate Functions | 309 |
| Table 10-3. | GPIO Pad Configuration Examples | 315 |
| Table 10-4. | GPIO Interrupt Configuration Example | |
| Table 10-5. | GPIO Pins With Non-Zero Reset Values | 317 |
| Table 10-6. | GPIO Register Map | 317 |
| Table 10-7. | GPIO Pins With Non-Zero Reset Values | |
| Table 10-8. | GPIO Pins With Non-Zero Reset Values | 336 |

| Table 10-9. | GPIO Pins With Non-Zero Reset Values | 338 |
|--------------|--|-----|
| Table 10-10. | GPIO Pins With Non-Zero Reset Values | 341 |
| Table 10-11. | GPIO Pins With Non-Zero Reset Values | 347 |
| Table 11-1. | Available CCP Pins | 362 |
| Table 11-2. | Signals for General-Purpose Timers | 363 |
| Table 11-3. | 16-Bit Timer With Prescaler Configurations | 366 |
| Table 11-4. | Timers Register Map | 375 |
| Table 12-1. | Watchdog Timers Register Map | 407 |
| Table 13-1. | Signals for ADC | |
| Table 13-2. | Samples and FIFO Depth of Sequencers | 432 |
| Table 13-3. | Differential Sampling Pairs | 435 |
| Table 13-4. | ADC Register Map | 444 |
| Table 14-1. | Signals for UART | 505 |
| Table 14-2. | UART Register Map | 513 |
| Table 15-1. | Signals for SSI | 562 |
| Table 15-2. | SSI Register Map | 573 |
| Table 16-1. | Signals for I2C | 603 |
| Table 16-2. | Examples of I ² C Master Timer Period versus Speed Mode | 607 |
| Table 16-3. | Inter-Integrated Circuit (I ² C) Interface Register Map | 616 |
| Table 16-4. | Write Field Decoding for I2CMCS[3:0] Field | |
| Table 17-1. | Signals for Controller Area Network | |
| Table 17-2. | Message Object Configurations | |
| Table 17-3. | CAN Protocol Ranges | |
| Table 17-4. | CANBIT Register Values | |
| Table 17-5. | CAN Register Map | |
| Table 18-1. | Signals for USB | |
| Table 18-2. | Remainder (RxMaxP/4) | |
| Table 18-3. | Actual Bytes Read | |
| Table 18-4. | Packet Sizes That Clear RXRDY | |
| Table 18-5. | Universal Serial Bus (USB) Controller Register Map | |
| Table 19-1. | Signals for Analog Comparators | |
| Table 19-2. | Internal Reference Voltage and ACREFCTL Field Values | |
| Table 19-3. | Analog Comparators Register Map | |
| Table 20-1. | Signals for PWM | |
| Table 20-2. | PWM Register Map | |
| Table 21-1. | Signals for QEI | |
| Table 21-2. | QEI Register Map | |
| Table 23-1. | GPIO Pins With Default Alternate Functions | |
| Table 23-2. | Signals by Pin Number | |
| Table 23-3. | Signals by Signal Name | |
| Table 23-4. | Signals by Function, Except for GPIO | |
| Table 23-5. | GPIO Pins and Alternate Functions | |
| Table 24-1. | Temperature Characteristics | |
| Table 24-2. | Thermal Characteristics | |
| Table 25-1. | Maximum Ratings | |
| Table 25-2. | Recommended DC Operating Conditions | |
| Table 25-3. | LDO Regulator Characteristics | |
| Table 25-4. | Hibernation Module DC Characteristics | |

| Table 25-5. | Flash Memory Characteristics | 955 |
|--------------|---|------|
| Table 25-6. | GPIO Module DC Characteristics | 956 |
| Table 25-7. | USB Controller DC Characteristics | 956 |
| Table 25-8. | Preliminary Current Consumption | 956 |
| Table 25-9. | Phase Locked Loop (PLL) Characteristics | 957 |
| Table 25-10. | Actual PLL Frequency | 958 |
| Table 25-11. | PIOSC Clock Characteristics | 958 |
| Table 25-12. | 30-kHz Clock Characteristics | 958 |
| Table 25-13. | Hibernation Clock Characteristics | 959 |
| Table 25-14. | HIB Oscillator Input Characteristics | 959 |
| Table 25-15. | Main Oscillator Clock Characteristics | 959 |
| Table 25-16. | MOSC Oscillator Input Characteristics | 959 |
| Table 25-17. | System Clock Characteristics with ADC Operation | 960 |
| Table 25-18. | JTAG Characteristics | 960 |
| Table 25-19. | Reset Characteristics | 961 |
| Table 25-20. | Deep-Sleep Mode AC Characteristics | 963 |
| Table 25-21. | Hibernation Module AC Characteristics | 963 |
| Table 25-22. | GPIO Characteristics | 964 |
| Table 25-23. | ADC Characteristics | 964 |
| Table 25-24. | ADC Module External Reference Characteristics | 965 |
| Table 25-25. | ADC Module Internal Reference Characteristics | 966 |
| Table 25-26. | SSI Characteristics | 966 |
| Table 25-27. | Analog Comparator Characteristics | 968 |
| Table 25-28. | Analog Comparator Voltage Reference Characteristics | 968 |
| Table D-1. | Part Ordering Information | 1039 |
| | | |

List of Registers

| System Co | ntrol | 92 |
|--------------|---|-----|
| Register 1: | Device Identification 0 (DID0), offset 0x000 | 108 |
| Register 2: | Brown-Out Reset Control (PBORCTL), offset 0x030 | 110 |
| Register 3: | Raw Interrupt Status (RIS), offset 0x050 | 111 |
| Register 4: | Interrupt Mask Control (IMC), offset 0x054 | 113 |
| Register 5: | Masked Interrupt Status and Clear (MISC), offset 0x058 | 115 |
| Register 6: | Reset Cause (RESC), offset 0x05C | |
| Register 7: | Run-Mode Clock Configuration (RCC), offset 0x060 | 119 |
| Register 8: | XTAL to PLL Translation (PLLCFG), offset 0x064 | |
| Register 9: | GPIO High-Performance Bus Control (GPIOHBCTL), offset 0x06C | 125 |
| Register 10: | Run-Mode Clock Configuration 2 (RCC2), offset 0x070 | |
| Register 11: | Main Oscillator Control (MOSCCTL), offset 0x07C | 130 |
| Register 12: | Deep Sleep Clock Configuration (DSLPCLKCFG), offset 0x144 | 131 |
| Register 13: | Precision Internal Oscillator Calibration (PIOSCCAL), offset 0x150 | 133 |
| Register 14: | Precision Internal Oscillator Statistics (PIOSCSTAT), offset 0x154 | 135 |
| Register 15: | Device Identification 1 (DID1), offset 0x004 | 136 |
| Register 16: | Device Capabilities 0 (DC0), offset 0x008 | 138 |
| Register 17: | Device Capabilities 1 (DC1), offset 0x010 | 139 |
| Register 18: | Device Capabilities 2 (DC2), offset 0x014 | 142 |
| Register 19: | Device Capabilities 3 (DC3), offset 0x018 | 144 |
| Register 20: | Device Capabilities 4 (DC4), offset 0x01C | 147 |
| Register 21: | Device Capabilities 5 (DC5), offset 0x020 | 149 |
| Register 22: | Device Capabilities 6 (DC6), offset 0x024 | 151 |
| Register 23: | Device Capabilities 7 (DC7), offset 0x028 | 152 |
| Register 24: | Device Capabilities 8 ADC Channels (DC8), offset 0x02C | 156 |
| Register 25: | Device Capabilities 9 ADC Digital Comparators (DC9), offset 0x190 | 158 |
| Register 26: | Non-Volatile Memory Information (NVMSTAT), offset 0x1A0 | 160 |
| Register 27: | Run Mode Clock Gating Control Register 0 (RCGC0), offset 0x100 | |
| Register 28: | Sleep Mode Clock Gating Control Register 0 (SCGC0), offset 0x110 | |
| Register 29: | Deep Sleep Mode Clock Gating Control Register 0 (DCGC0), offset 0x120 | 167 |
| Register 30: | Run Mode Clock Gating Control Register 1 (RCGC1), offset 0x104 | 169 |
| Register 31: | Sleep Mode Clock Gating Control Register 1 (SCGC1), offset 0x114 | |
| Register 32: | Deep-Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x124 | |
| Register 33: | Run Mode Clock Gating Control Register 2 (RCGC2), offset 0x108 | |
| Register 34: | Sleep Mode Clock Gating Control Register 2 (SCGC2), offset 0x118 | |
| Register 35: | Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x128 | 182 |
| Register 36: | Software Reset Control 0 (SRCR0), offset 0x040 | |
| Register 37: | Software Reset Control 1 (SRCR1), offset 0x044 | |
| Register 38: | Software Reset Control 2 (SRCR2), offset 0x048 | 189 |
| Hibernation | Module | 191 |
| Register 1: | Hibernation RTC Counter (HIBRTCC), offset 0x000 | |
| Register 2: | Hibernation RTC Match 0 (HIBRTCM0), offset 0x004 | 202 |
| Register 3: | Hibernation RTC Match 1 (HIBRTCM1), offset 0x008 | |
| Register 4: | Hibernation RTC Load (HIBRTCLD), offset 0x00C | |
| Register 5: | Hibernation Control (HIBCTL), offset 0x010 | 205 |

| Register 6: | Hibernation Interrupt Mask (HIBIM), offset 0x014 | 208 |
|--------------|---|-----|
| Register 7: | Hibernation Raw Interrupt Status (HIBRIS), offset 0x018 | 210 |
| Register 8: | Hibernation Masked Interrupt Status (HIBMIS), offset 0x01C | 212 |
| Register 9: | Hibernation Interrupt Clear (HIBIC), offset 0x020 | 214 |
| Register 10: | Hibernation RTC Trim (HIBRTCT), offset 0x024 | 215 |
| Register 11: | Hibernation Data (HIBDATA), offset 0x030-0x12C | 216 |
| Internal Me | mory | 217 |
| Register 1: | Flash Memory Address (FMA), offset 0x000 | |
| Register 2: | Flash Memory Data (FMD), offset 0x004 | |
| Register 3: | Flash Memory Control (FMC), offset 0x008 | |
| Register 4: | Flash Controller Raw Interrupt Status (FCRIS), offset 0x00C | |
| Register 5: | Flash Controller Interrupt Mask (FCIM), offset 0x010 | 229 |
| Register 6: | Flash Controller Masked Interrupt Status and Clear (FCMISC), offset 0x014 | |
| Register 7: | Flash Memory Control 2 (FMC2), offset 0x020 | |
| Register 8: | Flash Write Buffer Valid (FWBVAL), offset 0x030 | 232 |
| Register 9: | Flash Write Buffer n (FWBn), offset 0x100 - 0x17C | 233 |
| Register 10: | Flash Control (FCTL), offset 0x0F8 | |
| Register 11: | ROM Control (RMCTL), offset 0x0F0 | 235 |
| Register 12: | ROM Version Register (RMVER), offset 0x0F4 | 236 |
| Register 13: | Flash Memory Protection Read Enable 0 (FMPRE0), offset 0x130 and 0x200 | 237 |
| Register 14: | Flash Memory Protection Program Enable 0 (FMPPE0), offset 0x134 and 0x400 | |
| Register 15: | User Debug (USER_DBG), offset 0x1D0 | 239 |
| Register 16: | User Register 0 (USER_REG0), offset 0x1E0 | 240 |
| Register 17: | User Register 1 (USER_REG1), offset 0x1E4 | 241 |
| Register 18: | User Register 2 (USER_REG2), offset 0x1E8 | 242 |
| Register 19: | User Register 3 (USER_REG3), offset 0x1EC | 243 |
| Register 20: | Flash Memory Protection Read Enable 1 (FMPRE1), offset 0x204 | 244 |
| Register 21: | Flash Memory Protection Read Enable 2 (FMPRE2), offset 0x208 | 245 |
| Register 22: | Flash Memory Protection Read Enable 3 (FMPRE3), offset 0x20C | 246 |
| Register 23: | Flash Memory Protection Program Enable 1 (FMPPE1), offset 0x404 | 247 |
| Register 24: | Flash Memory Protection Program Enable 2 (FMPPE2), offset 0x408 | 248 |
| Register 25: | Flash Memory Protection Program Enable 3 (FMPPE3), offset 0x40C | 249 |
| Micro Direc | ct Memory Access (µDMA) | 250 |
| Register 1: | DMA Channel Source Address End Pointer (DMASRCENDP), offset 0x000 | |
| Register 2: | DMA Channel Destination Address End Pointer (DMADSTENDP), offset 0x004 | 274 |
| Register 3: | DMA Channel Control Word (DMACHCTL), offset 0x008 | |
| Register 4: | DMA Status (DMASTAT), offset 0x000 | 280 |
| Register 5: | DMA Configuration (DMACFG), offset 0x004 | 282 |
| Register 6: | DMA Channel Control Base Pointer (DMACTLBASE), offset 0x008 | 283 |
| Register 7: | DMA Alternate Channel Control Base Pointer (DMAALTBASE), offset 0x00C | 284 |
| Register 8: | DMA Channel Wait-on-Request Status (DMAWAITSTAT), offset 0x010 | 285 |
| Register 9: | DMA Channel Software Request (DMASWREQ), offset 0x014 | 286 |
| Register 10: | DMA Channel Useburst Set (DMAUSEBURSTSET), offset 0x018 | 287 |
| Register 11: | DMA Channel Useburst Clear (DMAUSEBURSTCLR), offset 0x01C | |
| Register 12: | DMA Channel Request Mask Set (DMAREQMASKSET), offset 0x020 | |
| Register 13: | DMA Channel Request Mask Clear (DMAREQMASKCLR), offset 0x024 | |
| Register 14: | DMA Channel Enable Set (DMAENASET), offset 0x028 | |
| Register 15: | DMA Channel Enable Clear (DMAENACLR), offset 0x02C | 292 |

| Register 16: | DMA Channel Primary Alternate Set (DMAALTSET), offset 0x030 | . 293 |
|--------------|--|-------|
| Register 17: | DMA Channel Primary Alternate Clear (DMAALTCLR), offset 0x034 | . 294 |
| Register 18: | DMA Channel Priority Set (DMAPRIOSET), offset 0x038 | . 295 |
| Register 19: | DMA Channel Priority Clear (DMAPRIOCLR), offset 0x03C | . 296 |
| Register 20: | DMA Bus Error Clear (DMAERRCLR), offset 0x04C | . 297 |
| Register 21: | DMA Channel Alternate Select (DMACHALT), offset 0x500 | . 298 |
| Register 22: | DMA Peripheral Identification 0 (DMAPeriphID0), offset 0xFE0 | . 299 |
| Register 23: | DMA Peripheral Identification 1 (DMAPeriphID1), offset 0xFE4 | . 300 |
| Register 24: | DMA Peripheral Identification 2 (DMAPeriphID2), offset 0xFE8 | . 301 |
| Register 25: | DMA Peripheral Identification 3 (DMAPeriphID3), offset 0xFEC | . 302 |
| Register 26: | DMA Peripheral Identification 4 (DMAPeriphID4), offset 0xFD0 | . 303 |
| Register 27: | DMA PrimeCell Identification 0 (DMAPCellID0), offset 0xFF0 | . 304 |
| Register 28: | DMA PrimeCell Identification 1 (DMAPCellID1), offset 0xFF4 | . 305 |
| Register 29: | DMA PrimeCell Identification 2 (DMAPCelIID2), offset 0xFF8 | . 306 |
| Register 30: | DMA PrimeCell Identification 3 (DMAPCellID3), offset 0xFFC | . 307 |
| General-Pur | pose Input/Outputs (GPIOs) | 308 |
| Register 1: | GPIO Data (GPIODATA), offset 0x000 | |
| Register 2: | GPIO Direction (GPIODIR), offset 0x400 | |
| Register 3: | GPIO Interrupt Sense (GPIOIS), offset 0x404 | |
| Register 4: | GPIO Interrupt Both Edges (GPIOIBE), offset 0x408 | |
| Register 5: | GPIO Interrupt Event (GPIOIEV), offset 0x40C | |
| Register 6: | GPIO Interrupt Mask (GPIOIM), offset 0x410 | |
| Register 7: | GPIO Raw Interrupt Status (GPIORIS), offset 0x414 | |
| Register 8: | GPIO Masked Interrupt Status (GPIOMIS), offset 0x418 | |
| Register 9: | GPIO Interrupt Clear (GPIOICR), offset 0x41C | |
| Register 10: | GPIO Alternate Function Select (GPIOAFSEL), offset 0x420 | |
| Register 11: | GPIO 2-mA Drive Select (GPIODR2R), offset 0x500 | |
| Register 12: | GPIO 4-mA Drive Select (GPIODR4R), offset 0x504 | |
| Register 13: | GPIO 8-mA Drive Select (GPIODR8R), offset 0x508 | |
| Register 14: | GPIO Open Drain Select (GPIOODR), offset 0x50C | |
| Register 15: | GPIO Pull-Up Select (GPIOPUR), offset 0x510 | |
| Register 16: | GPIO Pull-Down Select (GPIOPDR), offset 0x514 | |
| Register 17: | GPIO Slew Rate Control Select (GPIOSLR), offset 0x518 | |
| Register 18: | GPIO Digital Enable (GPIODEN), offset 0x51C | |
| Register 19: | GPIO Lock (GPIOLOCK), offset 0x520 | |
| Register 20: | GPIO Commit (GPIOCR), offset 0x524 | |
| Register 21: | GPIO Analog Mode Select (GPIOAMSEL), offset 0x528 | |
| Register 22: | GPIO Port Control (GPIOPCTL), offset 0x52C | |
| Register 23: | GPIO Peripheral Identification 4 (GPIOPeriphID4), offset 0xFD0 | |
| Register 24: | GPIO Peripheral Identification 5 (GPIOPeriphID5), offset 0xFD4 | |
| Register 25: | GPIO Peripheral Identification 6 (GPIOPeriphID6), offset 0xFD8 | |
| Register 26: | GPIO Peripheral Identification 7 (GPIOPeriphID7), offset 0xFDC | |
| Register 27: | GPIO Peripheral Identification 0 (GPIOPeriphID0), offset 0xFE0 | |
| Register 28: | GPIO Peripheral Identification 1 (GPIOPeriphID1), offset 0xFE4 | |
| Register 29: | GPIO Peripheral Identification 2 (GPIOPeriphID2), offset 0xFE8 | |
| Register 30: | GPIO Peripheral Identification 3 (GPIOPeriphID3), offset 0xFEC | |
| Register 31: | GPIO PrimeCell Identification 0 (GPIOPCellID0), offset 0xFF0 | |
| Register 32: | GPIO PrimeCell Identification 1 (GPIOPCelIID1) offset 0xFF4 | 358 |

| Register 33: | GPIO PrimeCell Identification 2 (GPIOPCellID2), offset 0xFF8 | 359 |
|-----------------------|---|-----|
| Register 34: | GPIO PrimeCell Identification 3 (GPIOPCellID3), offset 0xFFC | 360 |
| General-Pu | rpose Timers | 361 |
| Register 1: | GPTM Configuration (GPTMCFG), offset 0x000 | |
| Register 2: | GPTM Timer A Mode (GPTMTAMR), offset 0x004 | 377 |
| Register 3: | GPTM Timer B Mode (GPTMTBMR), offset 0x008 | 379 |
| Register 4: | GPTM Control (GPTMCTL), offset 0x00C | 381 |
| Register 5: | GPTM Interrupt Mask (GPTMIMR), offset 0x018 | 384 |
| Register 6: | GPTM Raw Interrupt Status (GPTMRIS), offset 0x01C | 386 |
| Register 7: | GPTM Masked Interrupt Status (GPTMMIS), offset 0x020 | 389 |
| Register 8: | GPTM Interrupt Clear (GPTMICR), offset 0x024 | 392 |
| Register 9: | GPTM Timer A Interval Load (GPTMTAILR), offset 0x028 | 394 |
| Register 10: | GPTM Timer B Interval Load (GPTMTBILR), offset 0x02C | 395 |
| Register 11: | GPTM Timer A Match (GPTMTAMATCHR), offset 0x030 | 396 |
| Register 12: | GPTM Timer B Match (GPTMTBMATCHR), offset 0x034 | 397 |
| Register 13: | GPTM Timer A Prescale (GPTMTAPR), offset 0x038 | 398 |
| Register 14: | GPTM Timer B Prescale (GPTMTBPR), offset 0x03C | 399 |
| Register 15: | GPTM Timer A (GPTMTAR), offset 0x048 | |
| Register 16: | GPTM Timer B (GPTMTBR), offset 0x04C | 401 |
| Register 17: | GPTM Timer A Value (GPTMTAV), offset 0x050 | 402 |
| Register 18: | GPTM Timer B Value (GPTMTBV), offset 0x054 | 403 |
| Watchdog ¹ | Timers | 404 |
| Register 1: | Watchdog Load (WDTLOAD), offset 0x000 | |
| Register 2: | Watchdog Value (WDTVALUE), offset 0x004 | |
| Register 3: | Watchdog Control (WDTCTL), offset 0x008 | |
| Register 4: | Watchdog Interrupt Clear (WDTICR), offset 0x00C | 412 |
| Register 5: | Watchdog Raw Interrupt Status (WDTRIS), offset 0x010 | 413 |
| Register 6: | Watchdog Masked Interrupt Status (WDTMIS), offset 0x014 | 414 |
| Register 7: | Watchdog Test (WDTTEST), offset 0x418 | |
| Register 8: | Watchdog Lock (WDTLOCK), offset 0xC00 | 416 |
| Register 9: | Watchdog Peripheral Identification 4 (WDTPeriphID4), offset 0xFD0 | 417 |
| Register 10: | Watchdog Peripheral Identification 5 (WDTPeriphID5), offset 0xFD4 | 418 |
| Register 11: | Watchdog Peripheral Identification 6 (WDTPeriphID6), offset 0xFD8 | 419 |
| Register 12: | Watchdog Peripheral Identification 7 (WDTPeriphID7), offset 0xFDC | 420 |
| Register 13: | Watchdog Peripheral Identification 0 (WDTPeriphID0), offset 0xFE0 | 421 |
| Register 14: | Watchdog Peripheral Identification 1 (WDTPeriphID1), offset 0xFE4 | 422 |
| Register 15: | Watchdog Peripheral Identification 2 (WDTPeriphID2), offset 0xFE8 | 423 |
| Register 16: | Watchdog Peripheral Identification 3 (WDTPeriphID3), offset 0xFEC | 424 |
| Register 17: | Watchdog PrimeCell Identification 0 (WDTPCellID0), offset 0xFF0 | 425 |
| Register 18: | Watchdog PrimeCell Identification 1 (WDTPCellID1), offset 0xFF4 | 426 |
| Register 19: | Watchdog PrimeCell Identification 2 (WDTPCellID2), offset 0xFF8 | 427 |
| Register 20: | Watchdog PrimeCell Identification 3 (WDTPCellID3), offset 0xFFC | 428 |
| Analog-to-l | Digital Converter (ADC) | 429 |
| Register 1: | ADC Active Sample Sequencer (ADCACTSS), offset 0x000 | 447 |
| Register 2: | ADC Raw Interrupt Status (ADCRIS), offset 0x004 | |
| Register 3: | ADC Interrupt Mask (ADCIM), offset 0x008 | |
| Register 4: | ADC Interrupt Status and Clear (ADCISC), offset 0x00C | |
| Register 5: | ADC Overflow Status (ADCOSTAT), offset 0x010 | |
| | | |

| Register 6: | ADC Event Multiplexer Select (ADCEMUX), offset 0x014 | 457 |
|--------------|--|-----|
| Register 7: | ADC Underflow Status (ADCUSTAT), offset 0x018 | 462 |
| Register 8: | ADC Sample Sequencer Priority (ADCSSPRI), offset 0x020 | 463 |
| Register 9: | ADC Processor Sample Sequence Initiate (ADCPSSI), offset 0x028 | 465 |
| Register 10: | ADC Sample Averaging Control (ADCSAC), offset 0x030 | 467 |
| Register 11: | ADC Digital Comparator Interrupt Status and Clear (ADCDCISC), offset 0x034 | 468 |
| Register 12: | ADC Control (ADCCTL), offset 0x038 | |
| Register 13: | ADC Sample Sequence Input Multiplexer Select 0 (ADCSSMUX0), offset 0x040 | 471 |
| Register 14: | ADC Sample Sequence Control 0 (ADCSSCTL0), offset 0x044 | |
| Register 15: | ADC Sample Sequence Result FIFO 0 (ADCSSFIFO0), offset 0x048 | 476 |
| Register 16: | ADC Sample Sequence Result FIFO 1 (ADCSSFIFO1), offset 0x068 | 476 |
| Register 17: | ADC Sample Sequence Result FIFO 2 (ADCSSFIFO2), offset 0x088 | 476 |
| Register 18: | ADC Sample Sequence Result FIFO 3 (ADCSSFIFO3), offset 0x0A8 | 476 |
| Register 19: | ADC Sample Sequence FIFO 0 Status (ADCSSFSTAT0), offset 0x04C | 477 |
| Register 20: | ADC Sample Sequence FIFO 1 Status (ADCSSFSTAT1), offset 0x06C | 477 |
| Register 21: | ADC Sample Sequence FIFO 2 Status (ADCSSFSTAT2), offset 0x08C | 477 |
| Register 22: | ADC Sample Sequence FIFO 3 Status (ADCSSFSTAT3), offset 0x0AC | 477 |
| Register 23: | ADC Sample Sequence 0 Operation (ADCSSOP0), offset 0x050 | 479 |
| Register 24: | ADC Sample Sequence 0 Digital Comparator Select (ADCSSDC0), offset 0x054 | |
| Register 25: | ADC Sample Sequence Input Multiplexer Select 1 (ADCSSMUX1), offset 0x060 | 483 |
| Register 26: | ADC Sample Sequence Input Multiplexer Select 2 (ADCSSMUX2), offset 0x080 | 483 |
| Register 27: | ADC Sample Sequence Control 1 (ADCSSCTL1), offset 0x064 | 484 |
| Register 28: | ADC Sample Sequence Control 2 (ADCSSCTL2), offset 0x084 | 484 |
| Register 29: | ADC Sample Sequence 1 Operation (ADCSSOP1), offset 0x070 | 486 |
| Register 30: | ADC Sample Sequence 2 Operation (ADCSSOP2), offset 0x090 | 486 |
| Register 31: | ADC Sample Sequence 1 Digital Comparator Select (ADCSSDC1), offset 0x074 | 487 |
| Register 32: | ADC Sample Sequence 2 Digital Comparator Select (ADCSSDC2), offset 0x094 | 487 |
| Register 33: | ADC Sample Sequence Input Multiplexer Select 3 (ADCSSMUX3), offset 0x0A0 | 489 |
| Register 34: | ADC Sample Sequence Control 3 (ADCSSCTL3), offset 0x0A4 | 490 |
| Register 35: | ADC Sample Sequence 3 Operation (ADCSSOP3), offset 0x0B0 | 491 |
| Register 36: | ADC Sample Sequence 3 Digital Comparator Select (ADCSSDC3), offset 0x0B4 | 492 |
| Register 37: | ADC Digital Comparator Reset Initial Conditions (ADCDCRIC), offset 0xD00 | 493 |
| Register 38: | ADC Digital Comparator Control 0 (ADCDCCTL0), offset 0xE00 | 498 |
| Register 39: | ADC Digital Comparator Control 1 (ADCDCCTL1), offset 0xE04 | 498 |
| Register 40: | ADC Digital Comparator Control 2 (ADCDCCTL2), offset 0xE08 | 498 |
| Register 41: | ADC Digital Comparator Control 3 (ADCDCCTL3), offset 0xE0C | 498 |
| Register 42: | ADC Digital Comparator Control 4 (ADCDCCTL4), offset 0xE10 | 498 |
| Register 43: | ADC Digital Comparator Control 5 (ADCDCCTL5), offset 0xE14 | 498 |
| Register 44: | ADC Digital Comparator Control 6 (ADCDCCTL6), offset 0xE18 | 498 |
| Register 45: | ADC Digital Comparator Control 7 (ADCDCCTL7), offset 0xE1C | 498 |
| Register 46: | ADC Digital Comparator Range 0 (ADCDCCMP0), offset 0xE40 | 502 |
| Register 47: | ADC Digital Comparator Range 1 (ADCDCCMP1), offset 0xE44 | |
| Register 48: | ADC Digital Comparator Range 2 (ADCDCCMP2), offset 0xE48 | |
| Register 49: | ADC Digital Comparator Range 3 (ADCDCCMP3), offset 0xE4C | |
| Register 50: | ADC Digital Comparator Range 4 (ADCDCCMP4), offset 0xE50 | |
| Register 51: | ADC Digital Comparator Range 5 (ADCDCCMP5), offset 0xE54 | |
| Register 52: | ADC Digital Comparator Range 6 (ADCDCCMP6), offset 0xE58 | |
| Register 53: | ADC Digital Comparator Range 7 (ADCDCCMP7), offset 0xE5C | |

| Universal A | synchronous Receivers/Transmitters (UARTs) | 503 |
|--------------------|---|-----|
| Register 1: | UART Data (UARTDR), offset 0x000 | |
| Register 2: | UART Receive Status/Error Clear (UARTRSR/UARTECR), offset 0x004 | 517 |
| Register 3: | UART Flag (UARTFR), offset 0x018 | |
| Register 4: | UART IrDA Low-Power Register (UARTILPR), offset 0x020 | 522 |
| Register 5: | UART Integer Baud-Rate Divisor (UARTIBRD), offset 0x024 | 523 |
| Register 6: | UART Fractional Baud-Rate Divisor (UARTFBRD), offset 0x028 | |
| Register 7: | UART Line Control (UARTLCRH), offset 0x02C | 525 |
| Register 8: | UART Control (UARTCTL), offset 0x030 | 527 |
| Register 9: | UART Interrupt FIFO Level Select (UARTIFLS), offset 0x034 | 530 |
| Register 10: | UART Interrupt Mask (UARTIM), offset 0x038 | |
| Register 11: | UART Raw Interrupt Status (UARTRIS), offset 0x03C | 535 |
| Register 12: | UART Masked Interrupt Status (UARTMIS), offset 0x040 | 539 |
| Register 13: | UART Interrupt Clear (UARTICR), offset 0x044 | 542 |
| Register 14: | UART DMA Control (UARTDMACTL), offset 0x048 | 544 |
| Register 15: | UART LIN Control (UARTLCTL), offset 0x090 | |
| Register 16: | UART LIN Snap Shot (UARTLSS), offset 0x094 | |
| Register 17: | UART LIN Timer (UARTLTIM), offset 0x098 | |
| Register 18: | UART Peripheral Identification 4 (UARTPeriphID4), offset 0xFD0 | |
| Register 19: | UART Peripheral Identification 5 (UARTPeriphID5), offset 0xFD4 | |
| Register 20: | UART Peripheral Identification 6 (UARTPeriphID6), offset 0xFD8 | |
| Register 21: | UART Peripheral Identification 7 (UARTPeriphID7), offset 0xFDC | |
| Register 22: | UART Peripheral Identification 0 (UARTPeriphID0), offset 0xFE0 | |
| Register 23: | UART Peripheral Identification 1 (UARTPeriphID1), offset 0xFE4 | |
| Register 24: | UART Peripheral Identification 2 (UARTPeriphID2), offset 0xFE8 | |
| Register 25: | UART Peripheral Identification 3 (UARTPeriphID3), offset 0xFEC | |
| Register 26: | UART PrimeCell Identification 0 (UARTPCellID0), offset 0xFF0 | |
| Register 27: | UART PrimeCell Identification 1 (UARTPCellID1), offset 0xFF4 | |
| Register 28: | UART PrimeCell Identification 2 (UARTPCellID2), offset 0xFF8 | |
| Register 29: | UART PrimeCell Identification 3 (UARTPCellID3), offset 0xFFC | |
| _ | | |
| Register 1: | us Serial Interface (SSI) | |
| Register 2: | SSI Control 1 (SSICR1), offset 0x004 | |
| - | SSI Data (SSIDR), offset 0x008 | |
| Register 3: | SSI Status (SSISR), offset 0x000 | |
| Register 4: | SSI Clock Prescale (SSICPSR), offset 0x010 | |
| Register 5: | · · · · · · · · · · · · · · · · · · · | |
| Register 6: | SSI Interrupt Mask (SSIIM), offset 0x014 | |
| Register 7: | · · · · · · · · · · · · · · · · · · · | |
| Register 8: | SSI Masked Interrupt Status (SSIMIS), offset 0x01C | |
| Register 9: | | |
| Register 10: | SSI DMA Control (SSIDMACTL), offset 0x024 | |
| Register 11: | SSI Peripheral Identification 4 (SSIPeriphID4), offset 0xFD0 | |
| Register 12: | SSI Peripheral Identification 5 (SSIPeriphID5), offset 0xFD4 | |
| Register 13: | SSI Peripheral Identification 6 (SSIPeriphID6), offset 0xFD8 | |
| Register 14: | SSI Peripheral Identification 7 (SSIPeriphID7), offset 0xFDC | |
| Register 15: | SSI Peripheral Identification 0 (SSIPeriphID0), offset 0xFE0 | |
| Register 16: | SSI Peripheral Identification 1 (SSIPeriphID1), offset 0xFE4 | |
| Register 17: | SSI Peripheral Identification 2 (SSIPeriphID2), offset 0xFE8 | 596 |

| Register 18: | SSI Peripheral Identification 3 (SSIPeriphID3), offset 0xFEC | 597 |
|------------------------------|--|-----|
| Register 19: | SSI PrimeCell Identification 0 (SSIPCellID0), offset 0xFF0 | 598 |
| Register 20: | SSI PrimeCell Identification 1 (SSIPCelIID1), offset 0xFF4 | 599 |
| Register 21: | SSI PrimeCell Identification 2 (SSIPCelIID2), offset 0xFF8 | 600 |
| Register 22: | SSI PrimeCell Identification 3 (SSIPCelIID3), offset 0xFFC | 601 |
| Inter-Integr | ated Circuit (I ² C) Interface | 602 |
| Register 1: | I ² C Master Slave Address (I2CMSA), offset 0x000 | |
| Register 2: | I ² C Master Control/Status (I2CMCS), offset 0x004 | |
| Register 3: | I ² C Master Data (I2CMDR), offset 0x008 | 624 |
| Register 4: | I ² C Master Timer Period (I2CMTPR), offset 0x00C | 625 |
| Register 5: | I ² C Master Interrupt Mask (I2CMIMR), offset 0x010 | 626 |
| Register 6: | I ² C Master Raw Interrupt Status (I2CMRIS), offset 0x014 | 627 |
| Register 7: | I ² C Master Masked Interrupt Status (I2CMMIS), offset 0x018 | |
| Register 8: | I ² C Master Interrupt Clear (I2CMICR), offset 0x01C | 629 |
| Register 9: | I ² C Master Configuration (I2CMCR), offset 0x020 | 630 |
| Register 10: | I ² C Slave Own Address (I2CSOAR), offset 0x000 | 631 |
| Register 11: | I ² C Slave Control/Status (I2CSCSR), offset 0x004 | 632 |
| Register 12: | I ² C Slave Data (I2CSDR), offset 0x008 | 634 |
| Register 13: | I ² C Slave Interrupt Mask (I2CSIMR), offset 0x00C | 635 |
| Register 14: | I ² C Slave Raw Interrupt Status (I2CSRIS), offset 0x010 | 636 |
| Register 15: | I ² C Slave Masked Interrupt Status (I2CSMIS), offset 0x014 | 637 |
| Register 16: | I ² C Slave Interrupt Clear (I2CSICR), offset 0x018 | 638 |
| Controller A | Area Network (CAN) Module | 639 |
| Register 1: | CAN Control (CANCTL), offset 0x000 | |
| Register 2: | CAN Status (CANSTS), offset 0x004 | |
| Register 3: | CAN Error Counter (CANERR), offset 0x008 | |
| Register 4: | CAN Bit Timing (CANBIT), offset 0x00C | |
| Register 5: | CAN Interrupt (CANINT), offset 0x010 | 668 |
| Register 6: | CAN Test (CANTST), offset 0x014 | 669 |
| Register 7: | CAN Baud Rate Prescaler Extension (CANBRPE), offset 0x018 | 671 |
| Register 8: | CAN IF1 Command Request (CANIF1CRQ), offset 0x020 | |
| Register 9: | CAN IF2 Command Request (CANIF2CRQ), offset 0x080 | |
| Register 10: | CAN IF1 Command Mask (CANIF1CMSK), offset 0x024 | |
| Register 11: | CAN IF2 Command Mask (CANIF2CMSK), offset 0x084 | |
| Register 12: | CAN IF1 Mask 1 (CANIF1MSK1), offset 0x028 | |
| Register 13: | CAN IF2 Mask 1 (CANIF2MSK1), offset 0x088 | |
| Register 14: | CAN IF1 Mask 2 (CANIF1MSK2), offset 0x02C | |
| Register 15: | CAN IF2 Mask 2 (CANIF2MSK2), offset 0x08C | |
| Register 16: | CAN IF3 Arbitration 1 (CANIF3 ARR1), offset 0x030 | |
| Register 17: | CAN IF1 Arbitration 2 (CANIF1ARR2) offset 0x090 | |
| Register 18: | CAN IF3 Arbitration 2 (CANIF3ARB2), offset 0x034 | |
| Register 19: Register 20: | CAN IF2 Arbitration 2 (CANIF2ARB2), offset 0x094 CAN IF1 Message Control (CANIF1MCTL), offset 0x038 | |
| Register 21: | CAN IF2 Message Control (CANIF1MCTL), offset 0x036 | |
| Register 21: | CAN IF1 Data A1 (CANIF1DA1), offset 0x03C | |
| Register 23: | CAN IF1 Data A2 (CANIF1DA2), offset 0x040 | |
| Register 24: | CAN IF1 Data R1 (CANIF1DR1) offset 0x044 | 685 |

| Register 25: | CAN IF1 Data B2 (CANIF1DB2), offset 0x048 | 685 |
|--------------|--|-----|
| Register 26: | CAN IF2 Data A1 (CANIF2DA1), offset 0x09C | 685 |
| Register 27: | CAN IF2 Data A2 (CANIF2DA2), offset 0x0A0 | 685 |
| Register 28: | CAN IF2 Data B1 (CANIF2DB1), offset 0x0A4 | 685 |
| Register 29: | CAN IF2 Data B2 (CANIF2DB2), offset 0x0A8 | 685 |
| Register 30: | CAN Transmission Request 1 (CANTXRQ1), offset 0x100 | 686 |
| Register 31: | CAN Transmission Request 2 (CANTXRQ2), offset 0x104 | 686 |
| Register 32: | CAN New Data 1 (CANNWDA1), offset 0x120 | 687 |
| Register 33: | CAN New Data 2 (CANNWDA2), offset 0x124 | 687 |
| Register 34: | CAN Message 1 Interrupt Pending (CANMSG1INT), offset 0x140 | 688 |
| Register 35: | CAN Message 2 Interrupt Pending (CANMSG2INT), offset 0x144 | |
| Register 36: | CAN Message 1 Valid (CANMSG1VAL), offset 0x160 | 689 |
| Register 37: | CAN Message 2 Valid (CANMSG2VAL), offset 0x164 | 689 |
| Universal S | erial Bus (USB) Controller | 690 |
| Register 1: | USB Device Functional Address (USBFADDR), offset 0x000 | |
| Register 2: | USB Power (USBPOWER), offset 0x001 | |
| Register 3: | USB Transmit Interrupt Status (USBTXIS), offset 0x002 | |
| Register 4: | USB Receive Interrupt Status (USBRXIS), offset 0x004 | |
| Register 5: | USB Transmit Interrupt Enable (USBTXIE), offset 0x006 | |
| Register 6: | USB Receive Interrupt Enable (USBRXIE), offset 0x008 | |
| Register 7: | USB General Interrupt Status (USBIS), offset 0x00A | |
| Register 8: | USB Interrupt Enable (USBIE), offset 0x00B | |
| Register 9: | USB Frame Value (USBFRAME), offset 0x00C | |
| Register 10: | USB Endpoint Index (USBEPIDX), offset 0x00E | |
| Register 11: | USB Test Mode (USBTEST), offset 0x00F | |
| Register 12: | USB FIFO Endpoint 0 (USBFIFO0), offset 0x020 | |
| Register 13: | USB FIFO Endpoint 1 (USBFIFO1), offset 0x024 | |
| Register 14: | USB FIFO Endpoint 2 (USBFIFO2), offset 0x028 | |
| Register 15: | USB FIFO Endpoint 3 (USBFIFO3), offset 0x02C | |
| Register 16: | USB FIFO Endpoint 4 (USBFIFO4), offset 0x030 | |
| Register 17: | USB FIFO Endpoint 5 (USBFIFO5), offset 0x034 | |
| Register 18: | USB FIFO Endpoint 6 (USBFIFO6), offset 0x038 | 739 |
| Register 19: | USB FIFO Endpoint 7 (USBFIFO7), offset 0x03C | |
| Register 20: | USB FIFO Endpoint 8 (USBFIFO8), offset 0x040 | 739 |
| Register 21: | USB FIFO Endpoint 9 (USBFIFO9), offset 0x044 | 739 |
| Register 22: | USB FIFO Endpoint 10 (USBFIFO10), offset 0x048 | 739 |
| Register 23: | USB FIFO Endpoint 11 (USBFIFO11), offset 0x04C | |
| Register 24: | USB FIFO Endpoint 12 (USBFIFO12), offset 0x050 | 739 |
| Register 25: | USB FIFO Endpoint 13 (USBFIFO13), offset 0x054 | 739 |
| Register 26: | USB FIFO Endpoint 14 (USBFIFO14), offset 0x058 | |
| Register 27: | USB FIFO Endpoint 15 (USBFIFO15), offset 0x05C | |
| Register 28: | USB Device Control (USBDEVCTL), offset 0x060 | 741 |
| Register 29: | USB Transmit Dynamic FIFO Sizing (USBTXFIFOSZ), offset 0x062 | 743 |
| Register 30: | USB Receive Dynamic FIFO Sizing (USBRXFIFOSZ), offset 0x063 | |
| Register 31: | USB Transmit FIFO Start Address (USBTXFIFOADD), offset 0x064 | |
| Register 32: | USB Receive FIFO Start Address (USBRXFIFOADD), offset 0x066 | |
| Register 33: | USB Connect Timing (USBCONTIM), offset 0x07A | |
| Register 34: | USB OTG VBUS Pulse Timing (USBVPLEN), offset 0x07B | |

| Register 35: | USB Full-Speed Last Transaction to End of Frame Timing (USBFSEOF), offset 0x07D | 747 |
|--------------|---|-----|
| Register 36: | USB Low-Speed Last Transaction to End of Frame Timing (USBLSEOF), offset 0x07E | 748 |
| Register 37: | USB Transmit Functional Address Endpoint 0 (USBTXFUNCADDR0), offset 0x080 | 749 |
| Register 38: | USB Transmit Functional Address Endpoint 1 (USBTXFUNCADDR1), offset 0x088 | 749 |
| Register 39: | USB Transmit Functional Address Endpoint 2 (USBTXFUNCADDR2), offset 0x090 | 749 |
| Register 40: | USB Transmit Functional Address Endpoint 3 (USBTXFUNCADDR3), offset 0x098 | |
| Register 41: | USB Transmit Functional Address Endpoint 4 (USBTXFUNCADDR4), offset 0x0A0 | |
| Register 42: | USB Transmit Functional Address Endpoint 5 (USBTXFUNCADDR5), offset 0x0A8 | |
| Register 43: | USB Transmit Functional Address Endpoint 6 (USBTXFUNCADDR6), offset 0x0B0 | |
| Register 44: | USB Transmit Functional Address Endpoint 7 (USBTXFUNCADDR7), offset 0x0B8 | |
| Register 45: | USB Transmit Functional Address Endpoint 8 (USBTXFUNCADDR8), offset 0x0C0 | |
| Register 46: | USB Transmit Functional Address Endpoint 9 (USBTXFUNCADDR9), offset 0x0C8 | |
| Register 47: | USB Transmit Functional Address Endpoint 10 (USBTXFUNCADDR10), offset 0x0D0 | |
| Register 48: | USB Transmit Functional Address Endpoint 11 (USBTXFUNCADDR11), offset 0x0D8 | |
| Register 49: | USB Transmit Functional Address Endpoint 12 (USBTXFUNCADDR12), offset 0x0E0 | |
| Register 50: | USB Transmit Functional Address Endpoint 13 (USBTXFUNCADDR13), offset 0x0E8 | |
| Register 51: | USB Transmit Functional Address Endpoint 14 (USBTXFUNCADDR14), offset 0x0F0 | |
| Register 52: | USB Transmit Functional Address Endpoint 15 (USBTXFUNCADDR15), offset 0x0F8 | 749 |
| Register 53: | USB Transmit Hub Address Endpoint 0 (USBTXHUBADDR0), offset 0x082 | |
| Register 54: | USB Transmit Hub Address Endpoint 1 (USBTXHUBADDR1), offset 0x08A | |
| Register 55: | USB Transmit Hub Address Endpoint 2 (USBTXHUBADDR2), offset 0x092 | |
| Register 56: | USB Transmit Hub Address Endpoint 3 (USBTXHUBADDR3), offset 0x09A | |
| Register 57: | USB Transmit Hub Address Endpoint 4 (USBTXHUBADDR4), offset 0x0A2 | |
| Register 58: | USB Transmit Hub Address Endpoint 5 (USBTXHUBADDR5), offset 0x0AA | |
| Register 59: | USB Transmit Hub Address Endpoint 6 (USBTXHUBADDR6), offset 0x0B2 | |
| Register 60: | USB Transmit Hub Address Endpoint 7 (USBTXHUBADDR7), offset 0x0BA | |
| Register 61: | USB Transmit Hub Address Endpoint 8 (USBTXHUBADDR8), offset 0x0C2 | |
| Register 62: | USB Transmit Hub Address Endpoint 9 (USBTXHUBADDR9), offset 0x0CA | |
| Register 63: | USB Transmit Hub Address Endpoint 10 (USBTXHUBADDR10), offset 0x0D2 | 751 |
| Register 64: | USB Transmit Hub Address Endpoint 11 (USBTXHUBADDR11), offset 0x0DA | |
| Register 65: | USB Transmit Hub Address Endpoint 12 (USBTXHUBADDR12), offset 0x0E2 | 751 |
| Register 66: | USB Transmit Hub Address Endpoint 13 (USBTXHUBADDR13), offset 0x0EA | 751 |
| Register 67: | USB Transmit Hub Address Endpoint 14 (USBTXHUBADDR14), offset 0x0F2 | |
| Register 68: | USB Transmit Hub Address Endpoint 15 (USBTXHUBADDR15), offset 0x0FA | 751 |
| Register 69: | USB Transmit Hub Port Endpoint 0 (USBTXHUBPORT0), offset 0x083 | |
| Register 70: | USB Transmit Hub Port Endpoint 1 (USBTXHUBPORT1), offset 0x08B | 753 |
| Register 71: | USB Transmit Hub Port Endpoint 2 (USBTXHUBPORT2), offset 0x093 | 753 |
| Register 72: | USB Transmit Hub Port Endpoint 3 (USBTXHUBPORT3), offset 0x09B | |
| Register 73: | USB Transmit Hub Port Endpoint 4 (USBTXHUBPORT4), offset 0x0A3 | |
| Register 74: | USB Transmit Hub Port Endpoint 5 (USBTXHUBPORT5), offset 0x0AB | |
| Register 75: | USB Transmit Hub Port Endpoint 6 (USBTXHUBPORT6), offset 0x0B3 | 753 |
| Register 76: | USB Transmit Hub Port Endpoint 7 (USBTXHUBPORT7), offset 0x0BB | |
| Register 77: | USB Transmit Hub Port Endpoint 8 (USBTXHUBPORT8), offset 0x0C3 | |
| Register 78: | USB Transmit Hub Port Endpoint 9 (USBTXHUBPORT9), offset 0x0CB | |
| Register 79: | USB Transmit Hub Port Endpoint 10 (USBTXHUBPORT10), offset 0x0D3 | |
| Register 80: | USB Transmit Hub Port Endpoint 11 (USBTXHUBPORT11), offset 0x0DB | |
| Register 81: | USB Transmit Hub Port Endpoint 12 (USBTXHUBPORT12), offset 0x0E3 | |
| Register 82: | USB Transmit Hub Port Endpoint 13 (USBTXHUBPORT13), offset 0x0EB | |

| Register 83: | USB Transmit Hub Port Endpoint 14 (USBTXHUBPORT14), offset 0x0F3 | 153 |
|---------------|--|-----|
| Register 84: | USB Transmit Hub Port Endpoint 15 (USBTXHUBPORT15), offset 0x0FB | 753 |
| Register 85: | USB Receive Functional Address Endpoint 1 (USBRXFUNCADDR1), offset 0x08C | 755 |
| Register 86: | USB Receive Functional Address Endpoint 2 (USBRXFUNCADDR2), offset 0x094 | 755 |
| Register 87: | USB Receive Functional Address Endpoint 3 (USBRXFUNCADDR3), offset 0x09C | 755 |
| Register 88: | USB Receive Functional Address Endpoint 4 (USBRXFUNCADDR4), offset 0x0A4 | 755 |
| Register 89: | USB Receive Functional Address Endpoint 5 (USBRXFUNCADDR5), offset 0x0AC | 755 |
| Register 90: | USB Receive Functional Address Endpoint 6 (USBRXFUNCADDR6), offset 0x0B4 | 755 |
| Register 91: | USB Receive Functional Address Endpoint 7 (USBRXFUNCADDR7), offset 0x0BC | 755 |
| Register 92: | USB Receive Functional Address Endpoint 8 (USBRXFUNCADDR8), offset 0x0C4 | 755 |
| Register 93: | USB Receive Functional Address Endpoint 9 (USBRXFUNCADDR9), offset 0x0CC | |
| Register 94: | USB Receive Functional Address Endpoint 10 (USBRXFUNCADDR10), offset 0x0D4 | |
| Register 95: | USB Receive Functional Address Endpoint 11 (USBRXFUNCADDR11), offset 0x0DC | |
| Register 96: | USB Receive Functional Address Endpoint 12 (USBRXFUNCADDR12), offset 0x0E4 | 755 |
| Register 97: | USB Receive Functional Address Endpoint 13 (USBRXFUNCADDR13), offset 0x0EC | 755 |
| Register 98: | USB Receive Functional Address Endpoint 14 (USBRXFUNCADDR14), offset 0x0F4 | 755 |
| Register 99: | · | |
| Register 100: | USB Receive Hub Address Endpoint 1 (USBRXHUBADDR1), offset 0x08E | 757 |
| Register 101: | USB Receive Hub Address Endpoint 2 (USBRXHUBADDR2), offset 0x096 | 757 |
| - | USB Receive Hub Address Endpoint 3 (USBRXHUBADDR3), offset 0x09E | |
| - | USB Receive Hub Address Endpoint 4 (USBRXHUBADDR4), offset 0x0A6 | |
| | USB Receive Hub Address Endpoint 5 (USBRXHUBADDR5), offset 0x0AE | |
| | USB Receive Hub Address Endpoint 6 (USBRXHUBADDR6), offset 0x0B6 | |
| - | USB Receive Hub Address Endpoint 7 (USBRXHUBADDR7), offset 0x0BE | |
| - | USB Receive Hub Address Endpoint 8 (USBRXHUBADDR8), offset 0x0C6 | |
| - | USB Receive Hub Address Endpoint 9 (USBRXHUBADDR9), offset 0x0CE | |
| - | USB Receive Hub Address Endpoint 10 (USBRXHUBADDR10), offset 0x0D6 | |
| | USB Receive Hub Address Endpoint 11 (USBRXHUBADDR11), offset 0x0DE | |
| | USB Receive Hub Address Endpoint 12 (USBRXHUBADDR12), offset 0x0E6 | |
| - | USB Receive Hub Address Endpoint 13 (USBRXHUBADDR13), offset 0x0EE | |
| | USB Receive Hub Address Endpoint 14 (USBRXHUBADDR14), offset 0x0F6 | |
| | USB Receive Hub Address Endpoint 15 (USBRXHUBADDR15), offset 0x0FE | |
| | USB Receive Hub Port Endpoint 1 (USBRXHUBPORT1), offset 0x08F | |
| | USB Receive Hub Port Endpoint 2 (USBRXHUBPORT2), offset 0x097 | |
| | USB Receive Hub Port Endpoint 3 (USBRXHUBPORT3), offset 0x09F | |
| | USB Receive Hub Port Endpoint 4 (USBRXHUBPORT4), offset 0x0A7 | |
| - | USB Receive Hub Port Endpoint 5 (USBRXHUBPORT5), offset 0x0AF | |
| • | USB Receive Hub Port Endpoint 6 (USBRXHUBPORT6), offset 0x0B7 | |
| - | USB Receive Hub Port Endpoint 7 (USBRXHUBPORT7), offset 0x0BF | |
| • | USB Receive Hub Port Endpoint 8 (USBRXHUBPORT8), offset 0x0C7 | |
| • | USB Receive Hub Port Endpoint 9 (USBRXHUBPORT9), offset 0x0CF | |
| - | USB Receive Hub Port Endpoint 10 (USBRXHUBPORT10), offset 0x0D7 | |
| | USB Receive Hub Port Endpoint 11 (USBRXHUBPORT11), offset 0x0DF | |
| - | USB Receive Hub Port Endpoint 12 (USBRXHUBPORT12), offset 0x0E7 | |
| - | USB Receive Hub Port Endpoint 13 (USBRXHUBPORT13), offset 0x0EF | |
| - | USB Receive Hub Port Endpoint 14 (USBRXHUBPORT14), offset 0x0F7 | |
| • | USB Receive Hub Port Endpoint 15 (USBRXHUBPORT15), offset 0x0FF | |
| Register 130: | USB Maximum Transmit Data Endpoint 1 (USBTXMAXP1), offset 0x110 | 761 |

| Register 131: | USB Maximum Transmit Data Endpoint 2 (USBTXMAXP2), offset 0x120 | 761 |
|---------------|--|-----|
| Register 132: | USB Maximum Transmit Data Endpoint 3 (USBTXMAXP3), offset 0x130 | 761 |
| Register 133: | USB Maximum Transmit Data Endpoint 4 (USBTXMAXP4), offset 0x140 | 761 |
| Register 134: | USB Maximum Transmit Data Endpoint 5 (USBTXMAXP5), offset 0x150 | 761 |
| | USB Maximum Transmit Data Endpoint 6 (USBTXMAXP6), offset 0x160 | |
| | USB Maximum Transmit Data Endpoint 7 (USBTXMAXP7), offset 0x170 | |
| | USB Maximum Transmit Data Endpoint 8 (USBTXMAXP8), offset 0x180 | |
| | USB Maximum Transmit Data Endpoint 9 (USBTXMAXP9), offset 0x190 | |
| | USB Maximum Transmit Data Endpoint 10 (USBTXMAXP10), offset 0x1A0 | |
| | USB Maximum Transmit Data Endpoint 11 (USBTXMAXP11), offset 0x1B0 | |
| - | USB Maximum Transmit Data Endpoint 12 (USBTXMAXP12), offset 0x1C0 | |
| Register 142: | USB Maximum Transmit Data Endpoint 13 (USBTXMAXP13), offset 0x1D0 | 761 |
| | USB Maximum Transmit Data Endpoint 14 (USBTXMAXP14), offset 0x1E0 | |
| | USB Maximum Transmit Data Endpoint 15 (USBTXMAXP15), offset 0x1F0 | |
| | USB Control and Status Endpoint 0 Low (USBCSRL0), offset 0x102 | |
| - | USB Control and Status Endpoint 0 High (USBCSRH0), offset 0x103 | |
| - | USB Receive Byte Count Endpoint 0 (USBCOUNT0), offset 0x108 | |
| | USB Type Endpoint 0 (USBTYPE0), offset 0x10A | |
| | USB NAK Limit (USBNAKLMT), offset 0x10B | |
| - | USB Transmit Control and Status Endpoint 1 Low (USBTXCSRL1), offset 0x112 | |
| - | USB Transmit Control and Status Endpoint 2 Low (USBTXCSRL2), offset 0x122 | |
| | USB Transmit Control and Status Endpoint 3 Low (USBTXCSRL3), offset 0x132 | |
| | USB Transmit Control and Status Endpoint 4 Low (USBTXCSRL4), offset 0x142 | |
| | USB Transmit Control and Status Endpoint 5 Low (USBTXCSRL5), offset 0x152 | |
| | USB Transmit Control and Status Endpoint 6 Low (USBTXCSRL6), offset 0x162 | |
| | USB Transmit Control and Status Endpoint 7 Low (USBTXCSRL7), offset 0x172 | |
| - | USB Transmit Control and Status Endpoint 8 Low (USBTXCSRL8), offset 0x182 | |
| - | USB Transmit Control and Status Endpoint 9 Low (USBTXCSRL9), offset 0x192 | |
| - | USB Transmit Control and Status Endpoint 10 Low (USBTXCSRL10), offset 0x1A2 | |
| | USB Transmit Control and Status Endpoint 11 Low (USBTXCSRL11), offset 0x1B2 | |
| | USB Transmit Control and Status Endpoint 12 Low (USBTXCSRL12), offset 0x1C2 | |
| | USB Transmit Control and Status Endpoint 13 Low (USBTXCSRL13), offset 0x1D2 | |
| - | USB Transmit Control and Status Endpoint 14 Low (USBTXCSRL14), offset 0x1E2 | |
| | USB Transmit Control and Status Endpoint 15 Low (USBTXCSRL15), offset 0x1F2 | |
| | USB Transmit Control and Status Endpoint 1 High (USBTXCSRH1), offset 0x113 | |
| • | USB Transmit Control and Status Endpoint 2 High (USBTXCSRH2), offset 0x123 | |
| - | USB Transmit Control and Status Endpoint 3 High (USBTXCSRH3), offset 0x133 | |
| • | USB Transmit Control and Status Endpoint 4 High (USBTXCSRH4), offset 0x143 | |
| • | USB Transmit Control and Status Endpoint 5 High (USBTXCSRH5), offset 0x153 | |
| - | USB Transmit Control and Status Endpoint 6 High (USBTXCSRH6), offset 0x163 | |
| • | USB Transmit Control and Status Endpoint 7 High (USBTXCSRH7), offset 0x173 | |
| | USB Transmit Control and Status Endpoint 8 High (USBTXCSRH8), offset 0x183 | |
| | USB Transmit Control and Status Endpoint 9 High (USBTXCSRH9), offset 0x193 | |
| • | USB Transmit Control and Status Endpoint 10 High (USBTXCSRH10), offset 0x1A3 | |
| | USB Transmit Control and Status Endpoint 11 High (USBTXCSRH11), offset 0x1B3 | |
| | USB Transmit Control and Status Endpoint 12 High (USBTXCSRH12), offset 0x1C3 | |
| - | USB Transmit Control and Status Endpoint 13 High (USBTXCSRH13), offset 0x1D3 | |
| - | USB Transmit Control and Status Endpoint 14 High (USBTXCSRH14), offset 0x1E3 | |

| Register 179: USB Transmit Control and Status Endpoint 15 High (USBTXCSRH15), offset 0x1F3 | |
|--|-------|
| Register 180: USB Maximum Receive Data Endpoint 1 (USBRXMAXP1), offset 0x114 | 781 |
| Register 181: USB Maximum Receive Data Endpoint 2 (USBRXMAXP2), offset 0x124 | 781 |
| Register 182: USB Maximum Receive Data Endpoint 3 (USBRXMAXP3), offset 0x134 | 781 |
| Register 183: USB Maximum Receive Data Endpoint 4 (USBRXMAXP4), offset 0x144 | . 781 |
| Register 184: USB Maximum Receive Data Endpoint 5 (USBRXMAXP5), offset 0x154 | . 781 |
| Register 185: USB Maximum Receive Data Endpoint 6 (USBRXMAXP6), offset 0x164 | 781 |
| Register 186: USB Maximum Receive Data Endpoint 7 (USBRXMAXP7), offset 0x174 | 781 |
| Register 187: USB Maximum Receive Data Endpoint 8 (USBRXMAXP8), offset 0x184 | |
| Register 188: USB Maximum Receive Data Endpoint 9 (USBRXMAXP9), offset 0x194 | |
| Register 189: USB Maximum Receive Data Endpoint 10 (USBRXMAXP10), offset 0x1A4 | |
| Register 190: USB Maximum Receive Data Endpoint 11 (USBRXMAXP11), offset 0x1B4 | |
| Register 191: USB Maximum Receive Data Endpoint 12 (USBRXMAXP12), offset 0x1C4 | |
| Register 192: USB Maximum Receive Data Endpoint 13 (USBRXMAXP13), offset 0x1D4 | |
| Register 193: USB Maximum Receive Data Endpoint 14 (USBRXMAXP14), offset 0x1E4 | |
| Register 194: USB Maximum Receive Data Endpoint 15 (USBRXMAXP15), offset 0x1F4 | |
| Register 195: USB Receive Control and Status Endpoint 1 Low (USBRXCSRL1), offset 0x116 | |
| Register 196: USB Receive Control and Status Endpoint 2 Low (USBRXCSRL2), offset 0x126 | |
| Register 197: USB Receive Control and Status Endpoint 3 Low (USBRXCSRL3), offset 0x136 | |
| Register 198: USB Receive Control and Status Endpoint 4 Low (USBRXCSRL4), offset 0x146 | |
| Register 199: USB Receive Control and Status Endpoint 5 Low (USBRXCSRL5), offset 0x156 | |
| Register 200: USB Receive Control and Status Endpoint 6 Low (USBRXCSRL6), offset 0x166 | |
| Register 201: USB Receive Control and Status Endpoint 7 Low (USBRXCSRL7), offset 0x176 | |
| | |
| Register 202: USB Receive Control and Status Endpoint 8 Low (USBRXCSRL8), offset 0x186 | |
| Register 203: USB Receive Control and Status Endpoint 9 Low (USBRXCSRL9), offset 0x196 | |
| Register 204: USB Receive Control and Status Endpoint 10 Low (USBRXCSRL10), offset 0x1A6 | |
| Register 205: USB Receive Control and Status Endpoint 11 Low (USBRXCSRL11), offset 0x1B6 | |
| Register 206: USB Receive Control and Status Endpoint 12 Low (USBRXCSRL12), offset 0x1C6 | |
| Register 207: USB Receive Control and Status Endpoint 13 Low (USBRXCSRL13), offset 0x1D6 | |
| Register 208: USB Receive Control and Status Endpoint 14 Low (USBRXCSRL14), offset 0x1E6 | |
| Register 209: USB Receive Control and Status Endpoint 15 Low (USBRXCSRL15), offset 0x1F6 | |
| Register 210: USB Receive Control and Status Endpoint 1 High (USBRXCSRH1), offset 0x117 | |
| Register 211: USB Receive Control and Status Endpoint 2 High (USBRXCSRH2), offset 0x127 | |
| Register 212: USB Receive Control and Status Endpoint 3 High (USBRXCSRH3), offset 0x137 | |
| Register 213: USB Receive Control and Status Endpoint 4 High (USBRXCSRH4), offset 0x147 | |
| Register 214: USB Receive Control and Status Endpoint 5 High (USBRXCSRH5), offset 0x157 | . 788 |
| Register 215: USB Receive Control and Status Endpoint 6 High (USBRXCSRH6), offset 0x167 | . 788 |
| Register 216: USB Receive Control and Status Endpoint 7 High (USBRXCSRH7), offset 0x177 | . 788 |
| Register 217: USB Receive Control and Status Endpoint 8 High (USBRXCSRH8), offset 0x187 | . 788 |
| Register 218: USB Receive Control and Status Endpoint 9 High (USBRXCSRH9), offset 0x197 | . 788 |
| Register 219: USB Receive Control and Status Endpoint 10 High (USBRXCSRH10), offset 0x1A7 | 788 |
| Register 220: USB Receive Control and Status Endpoint 11 High (USBRXCSRH11), offset 0x1B7 | . 788 |
| Register 221: USB Receive Control and Status Endpoint 12 High (USBRXCSRH12), offset 0x1C7 | . 788 |
| Register 222: USB Receive Control and Status Endpoint 13 High (USBRXCSRH13), offset 0x1D7 | |
| Register 223: USB Receive Control and Status Endpoint 14 High (USBRXCSRH14), offset 0x1E7 | |
| Register 224: USB Receive Control and Status Endpoint 15 High (USBRXCSRH15), offset 0x1F7 | |
| Register 225: USB Receive Byte Count Endpoint 1 (USBRXCOUNT1), offset 0x118 | |
| Register 226: USB Receive Byte Count Endpoint 2 (USBRXCOUNT2), offset 0x128 | |

| | USB Receive Byte Count Endpoint 3 (USBRXCOUNT3), offset 0x138 | |
|---------------|--|-----|
| Register 228: | USB Receive Byte Count Endpoint 4 (USBRXCOUNT4), offset 0x148 | 793 |
| Register 229: | USB Receive Byte Count Endpoint 5 (USBRXCOUNT5), offset 0x158 | 793 |
| Register 230: | USB Receive Byte Count Endpoint 6 (USBRXCOUNT6), offset 0x168 | 793 |
| | USB Receive Byte Count Endpoint 7 (USBRXCOUNT7), offset 0x178 | |
| | USB Receive Byte Count Endpoint 8 (USBRXCOUNT8), offset 0x188 | |
| | USB Receive Byte Count Endpoint 9 (USBRXCOUNT9), offset 0x198 | |
| | USB Receive Byte Count Endpoint 10 (USBRXCOUNT10), offset 0x1A8 | |
| | USB Receive Byte Count Endpoint 11 (USBRXCOUNT11), offset 0x1B8 | |
| _ | USB Receive Byte Count Endpoint 12 (USBRXCOUNT12), offset 0x1C8 | |
| - | USB Receive Byte Count Endpoint 13 (USBRXCOUNT13), offset 0x1D8 | |
| • | USB Receive Byte Count Endpoint 14 (USBRXCOUNT14), offset 0x1E8 | |
| • | USB Receive Byte Count Endpoint 15 (USBRXCOUNT15), offset 0x1F8 | |
| _ | USB Host Transmit Configure Type Endpoint 1 (USBTXTYPE1), offset 0x11A | |
| - | USB Host Transmit Configure Type Endpoint 2 (USBTXTYPE2), offset 0x12A | |
| _ | USB Host Transmit Configure Type Endpoint 2 (USBTXTYPE3), offset 0x12A | |
| - | USB Host Transmit Configure Type Endpoint 3 (USBTXTYPE3), offset 0x13A | |
| | USB Host Transmit Configure Type Endpoint 4 (USBTXTYPE4), offset 0x14A | |
| | | |
| | USB Host Transmit Configure Type Endpoint 6 (USBTXTYPE6), offset 0x16A | |
| | USB Host Transmit Configure Type Endpoint 7 (USBTXTYPE7), offset 0x17A | |
| | USB Host Transmit Configure Type Endpoint 8 (USBTXTYPE8), offset 0x18A | |
| - | USB Host Transmit Configure Type Endpoint 9 (USBTXTYPE9), offset 0x19A | |
| _ | USB Host Transmit Configure Type Endpoint 10 (USBTXTYPE10), offset 0x1AA | |
| _ | USB Host Transmit Configure Type Endpoint 11 (USBTXTYPE11), offset 0x1BA | |
| | USB Host Transmit Configure Type Endpoint 12 (USBTXTYPE12), offset 0x1CA | |
| _ | USB Host Transmit Configure Type Endpoint 13 (USBTXTYPE13), offset 0x1DA | |
| _ | USB Host Transmit Configure Type Endpoint 14 (USBTXTYPE14), offset 0x1EA | |
| - | USB Host Transmit Configure Type Endpoint 15 (USBTXTYPE15), offset 0x1FA | |
| | USB Host Transmit Interval Endpoint 1 (USBTXINTERVAL1), offset 0x11B | |
| | USB Host Transmit Interval Endpoint 2 (USBTXINTERVAL2), offset 0x12B | |
| | USB Host Transmit Interval Endpoint 3 (USBTXINTERVAL3), offset 0x13B | |
| Register 258: | USB Host Transmit Interval Endpoint 4 (USBTXINTERVAL4), offset 0x14B | 797 |
| Register 259: | USB Host Transmit Interval Endpoint 5 (USBTXINTERVAL5), offset 0x15B | 797 |
| Register 260: | USB Host Transmit Interval Endpoint 6 (USBTXINTERVAL6), offset 0x16B | 797 |
| Register 261: | USB Host Transmit Interval Endpoint 7 (USBTXINTERVAL7), offset 0x17B | 797 |
| Register 262: | USB Host Transmit Interval Endpoint 8 (USBTXINTERVAL8), offset 0x18B | 797 |
| Register 263: | USB Host Transmit Interval Endpoint 9 (USBTXINTERVAL9), offset 0x19B | 797 |
| Register 264: | USB Host Transmit Interval Endpoint 10 (USBTXINTERVAL10), offset 0x1AB | 797 |
| Register 265: | USB Host Transmit Interval Endpoint 11 (USBTXINTERVAL11), offset 0x1BB | 797 |
| Register 266: | USB Host Transmit Interval Endpoint 12 (USBTXINTERVAL12), offset 0x1CB | 797 |
| Register 267: | USB Host Transmit Interval Endpoint 13 (USBTXINTERVAL13), offset 0x1DB | 797 |
| - | USB Host Transmit Interval Endpoint 14 (USBTXINTERVAL14), offset 0x1EB | |
| _ | USB Host Transmit Interval Endpoint 15 (USBTXINTERVAL15), offset 0x1FB | |
| - | USB Host Configure Receive Type Endpoint 1 (USBRXTYPE1), offset 0x11C | |
| - | USB Host Configure Receive Type Endpoint 2 (USBRXTYPE2), offset 0x12C | |
| _ | USB Host Configure Receive Type Endpoint 3 (USBRXTYPE3), offset 0x13C | |
| - | USB Host Configure Receive Type Endpoint 4 (USBRXTYPE4), offset 0x14C | |
| • | USB Host Configure Receive Type Endpoint 5 (USBRXTYPE5), offset 0x15C | |
| II | | |

| Register 275: | USB Host Configure Receive Type Endpoint 6 (USBRXTYPE6), offset 0x16C | 799 |
|---------------|--|-----|
| Register 276: | USB Host Configure Receive Type Endpoint 7 (USBRXTYPE7), offset 0x17C | 799 |
| Register 277: | USB Host Configure Receive Type Endpoint 8 (USBRXTYPE8), offset 0x18C | 799 |
| Register 278: | USB Host Configure Receive Type Endpoint 9 (USBRXTYPE9), offset 0x19C | 799 |
| Register 279: | USB Host Configure Receive Type Endpoint 10 (USBRXTYPE10), offset 0x1AC | 799 |
| Register 280: | USB Host Configure Receive Type Endpoint 11 (USBRXTYPE11), offset 0x1BC | 799 |
| Register 281: | USB Host Configure Receive Type Endpoint 12 (USBRXTYPE12), offset 0x1CC | 799 |
| Register 282: | USB Host Configure Receive Type Endpoint 13 (USBRXTYPE13), offset 0x1DC | 799 |
| Register 283: | USB Host Configure Receive Type Endpoint 14 (USBRXTYPE14), offset 0x1EC | 799 |
| Register 284: | USB Host Configure Receive Type Endpoint 15 (USBRXTYPE15), offset 0x1FC | 799 |
| Register 285: | USB Host Receive Polling Interval Endpoint 1 (USBRXINTERVAL1), offset 0x11D | 801 |
| Register 286: | USB Host Receive Polling Interval Endpoint 2 (USBRXINTERVAL2), offset 0x12D | 801 |
| Register 287: | USB Host Receive Polling Interval Endpoint 3 (USBRXINTERVAL3), offset 0x13D | 801 |
| Register 288: | USB Host Receive Polling Interval Endpoint 4 (USBRXINTERVAL4), offset 0x14D | 801 |
| Register 289: | USB Host Receive Polling Interval Endpoint 5 (USBRXINTERVAL5), offset 0x15D | 801 |
| Register 290: | USB Host Receive Polling Interval Endpoint 6 (USBRXINTERVAL6), offset 0x16D | 801 |
| Register 291: | USB Host Receive Polling Interval Endpoint 7 (USBRXINTERVAL7), offset 0x17D | 801 |
| Register 292: | USB Host Receive Polling Interval Endpoint 8 (USBRXINTERVAL8), offset 0x18D | 801 |
| Register 293: | USB Host Receive Polling Interval Endpoint 9 (USBRXINTERVAL9), offset 0x19D | 801 |
| Register 294: | USB Host Receive Polling Interval Endpoint 10 (USBRXINTERVAL10), offset 0x1AD | 801 |
| Register 295: | USB Host Receive Polling Interval Endpoint 11 (USBRXINTERVAL11), offset 0x1BD | 801 |
| Register 296: | USB Host Receive Polling Interval Endpoint 12 (USBRXINTERVAL12), offset 0x1CD | 801 |
| Register 297: | USB Host Receive Polling Interval Endpoint 13 (USBRXINTERVAL13), offset 0x1DD | 801 |
| Register 298: | USB Host Receive Polling Interval Endpoint 14 (USBRXINTERVAL14), offset 0x1ED | 801 |
| Register 299: | USB Host Receive Polling Interval Endpoint 15 (USBRXINTERVAL15), offset 0x1FD | 801 |
| Register 300: | USB Request Packet Count in Block Transfer Endpoint 1 (USBRQPKTCOUNT1), offset 0x304 | 803 |
| Register 301: | USB Request Packet Count in Block Transfer Endpoint 2 (USBRQPKTCOUNT2), offset 0x308 | 803 |
| Register 302: | USB Request Packet Count in Block Transfer Endpoint 3 (USBRQPKTCOUNT3), offset 0x30C | 803 |
| Register 303: | USB Request Packet Count in Block Transfer Endpoint 4 (USBRQPKTCOUNT4), offset 0x310 | 803 |
| Register 304: | USB Request Packet Count in Block Transfer Endpoint 5 (USBRQPKTCOUNT5), offset 0x314 | 803 |
| Register 305: | USB Request Packet Count in Block Transfer Endpoint 6 (USBRQPKTCOUNT6), offset 0x318 | 803 |
| Register 306: | USB Request Packet Count in Block Transfer Endpoint 7 (USBRQPKTCOUNT7), offset 0x31C | 803 |
| Register 307: | USB Request Packet Count in Block Transfer Endpoint 8 (USBRQPKTCOUNT8), offset 0x320 | 803 |
| Register 308: | USB Request Packet Count in Block Transfer Endpoint 9 (USBRQPKTCOUNT9), offset 0x324 | 803 |
| Register 309: | USB Request Packet Count in Block Transfer Endpoint 10 (USBRQPKTCOUNT10), offset 0x328 | 803 |
| J | USB Request Packet Count in Block Transfer Endpoint 11 (USBRQPKTCOUNT11), offset 0x32C | 803 |
| Register 311: | USB Request Packet Count in Block Transfer Endpoint 12 (USBRQPKTCOUNT12), offset | 803 |

| Register 312: | USB Request Packet Count in Block Transfer Endpoint 13 (USBRQPKTCOUNT13), offset 0x334 | 803 |
|---------------|--|-----|
| Register 313: | USB Request Packet Count in Block Transfer Endpoint 14 (USBRQPKTCOUNT14), offset 0x338 | 803 |
| Register 314: | USB Request Packet Count in Block Transfer Endpoint 15 (USBRQPKTCOUNT15), offset 0x33C | 803 |
| Register 315: | USB Receive Double Packet Buffer Disable (USBRXDPKTBUFDIS), offset 0x340 | 805 |
| Register 316: | USB Transmit Double Packet Buffer Disable (USBTXDPKTBUFDIS), offset 0x342 | 807 |
| Register 317: | USB External Power Control (USBEPC), offset 0x400 | 809 |
| Register 318: | USB External Power Control Raw Interrupt Status (USBEPCRIS), offset 0x404 | 812 |
| Register 319: | USB External Power Control Interrupt Mask (USBEPCIM), offset 0x408 | 813 |
| Register 320: | USB External Power Control Interrupt Status and Clear (USBEPCISC), offset 0x40C | 814 |
| Register 321: | USB Device RESUME Raw Interrupt Status (USBDRRIS), offset 0x410 | 815 |
| Register 322: | USB Device RESUME Interrupt Mask (USBDRIM), offset 0x414 | 816 |
| Register 323: | USB Device RESUME Interrupt Status and Clear (USBDRISC), offset 0x418 | 817 |
| Register 324: | USB General-Purpose Control and Status (USBGPCS), offset 0x41C | 818 |
| • | USB VBUS Droop Control (USBVDC), offset 0x430 | |
| | USB VBUS Droop Control Raw Interrupt Status (USBVDCRIS), offset 0x434 | |
| - | USB VBUS Droop Control Interrupt Mask (USBVDCIM), offset 0x438 | |
| Register 328: | USB VBUS Droop Control Interrupt Status and Clear (USBVDCISC), offset 0x43C | 822 |
| Register 329: | USB ID Valid Detect Raw Interrupt Status (USBIDVRIS), offset 0x444 | 823 |
| | USB ID Valid Detect Interrupt Mask (USBIDVIM), offset 0x448 | |
| Register 331: | USB ID Valid Detect Interrupt Status and Clear (USBIDVISC), offset 0x44C | 825 |
| Register 332: | USB DMA Select (USBDMASEL), offset 0x450 | 826 |
| Analog Con | nparators | 828 |
| Register 1: | Analog Comparator Masked Interrupt Status (ACMIS), offset 0x000 | 833 |
| Register 2: | Analog Comparator Raw Interrupt Status (ACRIS), offset 0x004 | 834 |
| Register 3: | Analog Comparator Interrupt Enable (ACINTEN), offset 0x008 | 835 |
| Register 4: | Analog Comparator Reference Voltage Control (ACREFCTL), offset 0x010 | 836 |
| Register 5: | Analog Comparator Status 0 (ACSTAT0), offset 0x020 | 837 |
| Register 6: | Analog Comparator Status 1 (ACSTAT1), offset 0x040 | 837 |
| Register 7: | Analog Comparator Control 0 (ACCTL0), offset 0x024 | 838 |
| Register 8: | Analog Comparator Control 1 (ACCTL1), offset 0x044 | 838 |
| Pulse Width | ı Modulator (PWM) | 840 |
| | PWM Master Control (PWMCTL), offset 0x000 | |
| Register 2: | PWM Time Base Sync (PWMSYNC), offset 0x004 | 854 |
| Register 3: | PWM Output Enable (PWMENABLE), offset 0x008 | 855 |
| Register 4: | PWM Output Inversion (PWMINVERT), offset 0x00C | 857 |
| Register 5: | PWM Output Fault (PWMFAULT), offset 0x010 | 859 |
| Register 6: | PWM Interrupt Enable (PWMINTEN), offset 0x014 | 861 |
| Register 7: | PWM Raw Interrupt Status (PWMRIS), offset 0x018 | 863 |
| Register 8: | PWM Interrupt Status and Clear (PWMISC), offset 0x01C | 865 |
| Register 9: | PWM Status (PWMSTATUS), offset 0x020 | 867 |
| Register 10: | PWM Fault Condition Value (PWMFAULTVAL), offset 0x024 | |
| Register 11: | PWM Enable Update (PWMENUPD), offset 0x028 | |
| Register 12: | PWM0 Control (PWM0CTL), offset 0x040 | 874 |
| Register 13: | PWM1 Control (PWM1CTL), offset 0x080 | 874 |
| Register 14. | PWM2 Control (PWM2CTL) offset 0x0C0 | 874 |

| Register 15: | PWM0 Interrupt and Trigger Enable (PWM0INTEN), offset 0x044 | 879 |
|--------------|--|-----|
| Register 16: | PWM1 Interrupt and Trigger Enable (PWM1INTEN), offset 0x084 | 879 |
| Register 17: | PWM2 Interrupt and Trigger Enable (PWM2INTEN), offset 0x0C4 | 879 |
| Register 18: | PWM0 Raw Interrupt Status (PWM0RIS), offset 0x048 | 882 |
| Register 19: | PWM1 Raw Interrupt Status (PWM1RIS), offset 0x088 | 882 |
| Register 20: | PWM2 Raw Interrupt Status (PWM2RIS), offset 0x0C8 | 882 |
| Register 21: | PWM0 Interrupt Status and Clear (PWM0ISC), offset 0x04C | 884 |
| Register 22: | PWM1 Interrupt Status and Clear (PWM1ISC), offset 0x08C | 884 |
| Register 23: | PWM2 Interrupt Status and Clear (PWM2ISC), offset 0x0CC | 884 |
| Register 24: | PWM0 Load (PWM0LOAD), offset 0x050 | |
| Register 25: | PWM1 Load (PWM1LOAD), offset 0x090 | 886 |
| Register 26: | PWM2 Load (PWM2LOAD), offset 0x0D0 | 886 |
| Register 27: | PWM0 Counter (PWM0COUNT), offset 0x054 | 887 |
| Register 28: | PWM1 Counter (PWM1COUNT), offset 0x094 | 887 |
| Register 29: | PWM2 Counter (PWM2COUNT), offset 0x0D4 | 887 |
| Register 30: | PWM0 Compare A (PWM0CMPA), offset 0x058 | 888 |
| Register 31: | PWM1 Compare A (PWM1CMPA), offset 0x098 | |
| Register 32: | PWM2 Compare A (PWM2CMPA), offset 0x0D8 | |
| Register 33: | PWM0 Compare B (PWM0CMPB), offset 0x05C | 889 |
| Register 34: | PWM1 Compare B (PWM1CMPB), offset 0x09C | |
| Register 35: | PWM2 Compare B (PWM2CMPB), offset 0x0DC | |
| Register 36: | PWM0 Generator A Control (PWM0GENA), offset 0x060 | 890 |
| Register 37: | PWM1 Generator A Control (PWM1GENA), offset 0x0A0 | |
| Register 38: | PWM2 Generator A Control (PWM2GENA), offset 0x0E0 | 890 |
| Register 39: | PWM0 Generator B Control (PWM0GENB), offset 0x064 | |
| Register 40: | PWM1 Generator B Control (PWM1GENB), offset 0x0A4 | |
| Register 41: | PWM2 Generator B Control (PWM2GENB), offset 0x0E4 | |
| Register 42: | PWM0 Dead-Band Control (PWM0DBCTL), offset 0x068 | |
| Register 43: | PWM1 Dead-Band Control (PWM1DBCTL), offset 0x0A8 | |
| Register 44: | PWM2 Dead-Band Control (PWM2DBCTL), offset 0x0E8 | |
| Register 45: | PWM0 Dead-Band Rising-Edge Delay (PWM0DBRISE), offset 0x06C | |
| Register 46: | PWM1 Dead-Band Rising-Edge Delay (PWM1DBRISE), offset 0x0AC | |
| Register 47: | PWM2 Dead-Band Rising-Edge Delay (PWM2DBRISE), offset 0x0EC | |
| Register 48: | PWM0 Dead-Band Falling-Edge-Delay (PWM0DBFALL), offset 0x070 | |
| Register 49: | PWM1 Dead-Band Falling-Edge-Delay (PWM1DBFALL), offset 0x0B0 | 898 |
| Register 50: | PWM2 Dead-Band Falling-Edge-Delay (PWM2DBFALL), offset 0x0F0 | |
| Register 51: | PWM0 Fault Source 0 (PWM0FLTSRC0), offset 0x074 | |
| Register 52: | PWM1 Fault Source 0 (PWM1FLTSRC0), offset 0x0B4 | |
| Register 53: | PWM2 Fault Source 0 (PWM2FLTSRC0), offset 0x0F4 | |
| Register 54: | PWM0 Fault Source 1 (PWM0FLTSRC1), offset 0x078 | |
| Register 55: | PWM1 Fault Source 1 (PWM1FLTSRC1), offset 0x0B8 | |
| Register 56: | PWM2 Fault Source 1 (PWM2FLTSRC1), offset 0x0F8 | |
| Register 57: | PWM0 Minimum Fault Period (PWM0MINFLTPER), offset 0x07C | |
| Register 58: | PWM1 Minimum Fault Period (PWM1MINFLTPER), offset 0x0BC | |
| Register 59: | PWM2 Minimum Fault Period (PWM2MINFLTPER), offset 0x0FC | |
| Register 60: | PWM0 Fault Pin Logic Sense (PWM0FLTSEN), offset 0x800 | |
| Register 61: | PWM1 Fault Pin Logic Sense (PWM1FLTSEN), offset 0x880 | |
| Register 62: | PWM2 Fault Pin Logic Sense (PWM2FLTSEN), offset 0x900 | |
| | | |

| Register 63: | PWM3 Fault Pin Logic Sense (PWM3FLTSEN), offset 0x980 | 905 |
|--------------|---|-----|
| Register 64: | PWM0 Fault Status 0 (PWM0FLTSTAT0), offset 0x804 | 906 |
| Register 65: | PWM1 Fault Status 0 (PWM1FLTSTAT0), offset 0x884 | 906 |
| Register 66: | PWM2 Fault Status 0 (PWM2FLTSTAT0), offset 0x904 | 906 |
| Register 67: | PWM0 Fault Status 1 (PWM0FLTSTAT1), offset 0x808 | 908 |
| Register 68: | PWM1 Fault Status 1 (PWM1FLTSTAT1), offset 0x888 | 908 |
| Register 69: | PWM2 Fault Status 1 (PWM2FLTSTAT1), offset 0x908 | 908 |
| Quadrature | Encoder Interface (QEI) | 911 |
| Register 1: | QEI Control (QEICTL), offset 0x000 | |
| Register 2: | QEI Status (QEISTAT), offset 0x004 | 920 |
| Register 3: | QEI Position (QEIPOS), offset 0x008 | 921 |
| Register 4: | QEI Maximum Position (QEIMAXPOS), offset 0x00C | 922 |
| Register 5: | QEI Timer Load (QEILOAD), offset 0x010 | 923 |
| Register 6: | QEI Timer (QEITIME), offset 0x014 | 924 |
| Register 7: | QEI Velocity Counter (QEICOUNT), offset 0x018 | 925 |
| Register 8: | QEI Velocity (QEISPEED), offset 0x01C | 926 |
| Register 9: | QEI Interrupt Enable (QEIINTEN), offset 0x020 | 927 |
| Register 10: | QEI Raw Interrupt Status (QEIRIS), offset 0x024 | 929 |
| Register 11: | QEI Interrupt Status and Clear (QEIISC), offset 0x028 | 931 |

Revision History

The revision history table notes changes made between the indicated revisions of the LM3S5P56 data sheet.

Table 1. Revision History

| Date | Revision | Description |
|-----------|----------|--|
| May 2009 | 5285 | Started tracking revision history. |
| June 2009 | 5779 | ■ In System Control chapter, clarified power-on reset and external reset pin descriptions in "Reset Sources" section. |
| | | ■ Added missing comparator output pin bits to DC3 register; reset value changed as well. |
| | | Clarified explanation of nonvolatile register programming in Internal Memory chapter. |
| | | ■ Added explanation of reset value to FMPRE0/1/2/3, FMPPE0/1/2/3, USER_DBG, and USER_REG0 registers. |
| | | ■ In Request Type Support table in DMA chapter, corrected general-purpose timer row. |
| | | ■ In General-Purpose Timers chapter, clarified DMA operation. |
| | | ■ Added table "Preliminary Current Consumption" to Characteristics chapter. |
| | | ■ Corrected Nom and Max values in "Hibernation Detailed Current Specifications" table. |
| | | ■ Corrected Nom and Max values in EPI Characteristics table. |
| | | ■ Added "CSn to output invalid" parameter to EPI table "EPI Host-Bus 8 and Host-Bus 16 Interface Characteristics" and figure "Host-Bus 8/16 Mode Read Timing". |
| | | ■ Corrected INL, DNL, OFF and GAIN values in ADC Characteristics table. |
| | | ■ Updated ROM DriverLib appendix with RevC0 functions. |
| | | ■ Updated part ordering numbers. |
| | | Additional minor data sheet clarifications and corrections. |

Table 1. Revision History (continued)

| Date | Revision | Description |
|-----------|----------|--|
| July 2009 | 5930 | ■ Corrected values for MAXADC0SPD and MAXADC1SPD bits in DC1 , RCGC0 , SCGC0 , and DCGC0 registers. |
| | | ■ Corrected figure "TI Synchronous Serial Frame Format (Single Transfer)". |
| | | ■ Changed HIB pin from type TTL to type OD. |
| | | ■ Made a number of corrections to the Electrical Characteristics chapter: |
| | | Deleted V_{BAT} and V_{REFA} parameters from and added footnotes to Recommended DC Operating Conditions table. |
| | | Modified Hibernation Module DC Characteristics table. |
| | | Deleted Nominal and Maximum Current Specifications section. |
| | | Deleted SDRAM Read Command Timing, SDRAM Write Command Timing, SDRAM Write Burst Timing, SDRAM Precharge Command Timing and SDRAM CAS Latency Timing figures and replaced with SDRAM Read Timing and SDRAM Write Timing figures. |
| | | Modified Host-Bus 8/16 Mode Write Timing figure. |
| | | Modified General-Purpose Mode Read and Write Timing figure. |
| | | Major changes to ADC Characteristics tables, including adding additional tables and diagram. |
| | | ■ Corrected ordering part numbers. |
| | | Additional minor data sheet clarifications and corrections. |

Table 1. Revision History (continued)

| Date | Revision | Description |
|--------------|----------|--|
| October 2009 | 6419 | Released new 1000, 3000, 5000 and 9000 series Stellaris [®] devices. |
| | | ■ The IDCODE value was corrected to be 0x4BA0.0477. |
| | | ■ Clarified that the NMISET bit in the ICSR register in the NVIC is also a source for NMI. |
| | | ■ Clarified the use of the LDO. |
| | | ■ To clarify clock operation, reorganized clocking section, changed the USEFRACT bit to the DIV400 bit and the FRACT bit to the SYSDIV2LSB bit in the RCC2 register, added tables, and rewrote descriptions. |
| | | ■ Corrected bit description of the DSDIVORIDE field in the DSLPCLKCFG register. |
| | | Removed the DSFLASHCFG register at System Control offset 0x14C as it does not function correctly. |
| | | ■ Removed the MAXADC1SPD and MAXADC0SPD fields from the DCGC0 as they have no function in deep-sleep mode. |
| | | ■ Corrected address offsets for the Flash Write Buffer (FWBn) registers. |
| | | ■ Added Flash Control (FCTL) register at Internal memory offset 0x0F8 to help control frequent power cycling when hibernation is not used. |
| | | ■ Changed the name of the EPI channels for clarification: EPI0_TX became EPI0_WFIFO and EPI0_RX became EPI0_NBRFIFO. This change was also made in the DC7 bit descriptions. |
| | | ■ Removed the DMACHIS register at DMA module offset 0x504 as it does not function correctly. |
| | | ■ Corrected alternate channel assignments for the µDMA controller. |
| | | ■ Major improvements to the EPI chapter. |
| | | ■ EPISDRAMCFG2 register was deleted as its function is not needed. |
| | | ■ Clarified CAN bit timing and corrected examples. |
| | | ■ Clarified PWM source for ADC triggering |
| | | ■ Corrected ADDR field in the USBTXFIFOADD register to be 9 bits instead of 13 bits. |
| | | ■ Changed SSI set up and hold times to be expressed in system clocks, not ns. |
| | | ■ Updated Electrical Characteristics chapter with latest data. Changes were made to Hibernation, ADC and EPI content. |
| | | Additional minor data sheet clarifications and corrections. |

About This Document

This data sheet provides reference information for the LM3S5P56 microcontroller, describing the functional blocks of the system-on-chip (SoC) device designed around the ARM® Cortex™-M3 core.

Audience

This manual is intended for system software developers, hardware designers, and application developers.

About This Manual

This document is organized into sections that correspond to each major feature.

Related Documents

The following documents are referenced by the data sheet, and available on the documentation CD or from the Stellaris[®] web site at www.luminarymicro.com:

- ARM® Cortex™-M3 Technical Reference Manual
- ARM® CoreSight Technical Reference Manual
- ARM® v7-M Architecture Application Level Reference Manual
- Stellaris® Peripheral Driver Library User's Guide
- Stellaris® ROM User's Guide

The following related documents are also referenced:

■ IEEE Standard 1149.1-Test Access Port and Boundary-Scan Architecture

This documentation list was current as of publication date. Please check the web site for additional documentation, including application notes and white papers.

Documentation Conventions

This document uses the conventions shown in Table 2 on page 36.

Table 2. Documentation Conventions

| Notation | Meaning | | |
|---------------------------|---|--|--|
| General Register Notation | | | |
| REGISTER | APB registers are indicated in uppercase bold. For example, PBORCTL is the Power-On and Brown-Out Reset Control register. If a register name contains a lowercase n, it represents more than one register. For example, SRCRn represents any (or all) of the three Software Reset Control registers: SRCR0 , SRCR1 , and SRCR2 . | | |
| bit | A single bit in a register. | | |
| bit field | Two or more consecutive and related bits. | | |
| offset 0xnnn | A hexadecimal increment to a register's address, relative to that module's base address as specified in "Memory Map" on page 74. | | |

Table 2. Documentation Conventions (continued)

| Notation | Meaning | | | |
|-----------------------------------|--|--|--|--|
| Register N | Registers are numbered consecutively throughout the document to aid in referencing them. The register number has no meaning to software. | | | |
| reserved | Register bits marked <i>reserved</i> are reserved for future use. In most cases, reserved bits are set 0; however, user software should not rely on the value of a reserved bit. To provide software compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. | | | |
| yy:xx | The range of register bits inclusive from xx to yy. For example, 31:15 means bits 15 through 31 in that register. | | | |
| Register Bit/Field Types | This value in the register bit diagram indicates whether software running on the controller can change the value of the bit field. | | | |
| RC | Software can read this field. The bit or field is cleared by hardware after reading the bit/field. | | | |
| RO | Software can read this field. Always write the chip reset value. | | | |
| R/W | Software can read or write this field. | | | |
| R/W1C | Software can read or write this field. A write of a 0 to a W1C bit does not affect the bit value in the register. A write of a 1 clears the value of the bit in the register; the remaining bits remain unchanged. | | | |
| | This register type is primarily used for clearing interrupt status bits where the read operation provides the interrupt status and the write of the read value clears only the interrupts being reported at the time the register was read. | | | |
| R/W1S | Software can read or write a 1 to this field. A write of a 0 to a R/W1S bit does not affect the bit value in the register. | | | |
| W1C | Software can write this field. A write of a 0 to a W1C bit does not affect the bit value in the register. A write of a 1 clears the value of the bit in the register; the remaining bits remain unchanged. A read of the register returns no meaningful data. | | | |
| | This register is typically used to clear the corresponding bit in an interrupt register. | | | |
| WO | Only a write by software is valid; a read of the register returns no meaningful data. | | | |
| Register Bit/Field Reset Value | This value in the register bit diagram shows the bit/field value after any reset, unless noted. | | | |
| 0 | Bit cleared to 0 on chip reset. | | | |
| 1 | Bit set to 1 on chip reset. | | | |
| - | Nondeterministic. | | | |
| Pin/Signal Notation | | | | |
| [] | Pin alternate function; a pin defaults to the signal without the brackets. | | | |
| pin | Refers to the physical connection on the package. | | | |
| signal | Refers to the electrical signal encoding of a pin. | | | |
| assert a signal | Change the value of the signal from the logically False state to the logically True state. For acti High signals, the asserted signal value is 1 (High); for active Low signals, the asserted signal value is 0 (Low). The active polarity (High or Low) is defined by the signal name (see SIGNAL and SIGNAL below). | | | |
| deassert a signal | Change the value of the signal from the logically True state to the logically False state. | | | |
| SIGNAL | Signal names are in uppercase and in the Courier font. An overbar on a signal name indicates the it is active Low. To assert SIGNAL is to drive it Low; to deassert SIGNAL is to drive it High. | | | |
| SIGNAL | Signal names are in uppercase and in the Courier font. An active High signal has no overbar. To assert SIGNAL is to drive it High; to deassert SIGNAL is to drive it Low. | | | |
| Numbers | | | | |
| х | An uppercase X indicates any of several values is allowed, where X can be any legal pattern. For example, a binary value of 0X00 can be either 0100 or 0000, a hex value of 0xX is 0x0 or 0x1, and so on. | | | |
| | | | | |

Table 2. Documentation Conventions (continued)

| nal numbers have a prefix of 0x. For example, 0x00FF is the hexadecimal number FF. umbers within register tables are assumed to be binary. Within conceptual information, obers are indicated with a b suffix, for example, 1011b, and decimal numbers are written prefix or suffix. |
|--|
| |

1 Architectural Overview

Texas Instruments is the industry leader in bringing 32-bit capabilities and the full benefits of ARM® Cortex-M3™-based microcontrollers to the broadest reach of the microcontroller market. For current users of 8- and 16-bit MCUs, Stellaris® with Cortex-M3 offers a direct path to the strongest ecosystem of development tools, software and knowledge in the industry. Designers who migrate to Stellaris® benefit from great tools, small code footprint and outstanding performance. Even more important, designers can enter the ARM ecosystem with full confidence in a compatible roadmap from \$1 to 1 GHz. For users of current 32-bit MCUs, the Stellaris® family offers the industry's first implementation of Cortex-M3 and the Thumb-2 instruction set. With blazingly-fast responsiveness, Thumb-2 technology combines both 16-bit and 32-bit instructions to deliver the best balance of code density and performance. Thumb-2 uses 26 percent less memory than pure 32-bit code to reduce system cost while delivering 25 percent better performance. The Texas Instruments Stellaris® family of microcontrollers—the first ARM® Cortex™-M3 based controllers—brings high-performance 32-bit computing to cost-sensitive embedded microcontroller applications. These pioneering parts deliver customers 32-bit performance at a cost equivalent to legacy 8- and 16-bit devices, all in a package with a small footprint.

The LM3S5P56 microcontroller has the following features:

- ARM® Cortex™-M3 Processor Core
 - 80-MHz operation; 100 DMIPS performance
 - ARM Cortex SysTick Timer
 - Nested Vectored Interrupt Controller (NVIC)
- On-Chip Memory
 - 64 KB single-cycle Flash memory
 - 24 KB single-cycle SRAM
 - Internal ROM loaded with StellarisWare[®] software:
 - Stellaris[®] Peripheral Driver Library
 - Stellaris® Boot Loader
- Advanced Serial Integration
 - CAN 2.0 A/B controller
 - USB 2.0 OTG/Host/Device
 - Three UARTs with IrDA and ISO 7816 support
 - Two I²C modules
 - Two Synchronous Serial Interface modules (SSI)
- System Integration

- Direct Memory Access Controller (DMA)
- System control and clocks including on-chip precision 16-MHz oscillator
- Four 32-bit timers (up to eight 16-bit)
- Eight Capture Compare PWM pins (CCP)
- Lower-power battery-backed hibernation module
- Real-Time Clock
- Two Watchdog Timers
 - · One timer runs off the main oscillator
 - One timer runs off the precision internal oscillator
- Up to 33 GPIOs, depending on configuration
 - · Highly flexible pin muxing allows use as GPIO or one of several peripheral functions
 - Independently configurable to 2, 4 or 8 mA drive capability
 - · Up to 4 GPIOs can have 18 mA drive capability
- Advanced Motion Control
 - Six advanced PWM outputs for motion and energy applications
 - Four fault inputs to promote low-latency shutdown
 - One Quadrature Encoder Input (QEI)
- Analog
 - Two 10-bit Analog-to-Digital Converters (ADC) with eight analog input channels and sample rate of one million samples/second
 - Two analog comparators
 - 16 digital comparators
 - On-chip voltage regulator
- JTAG and ARM Serial Wire Debug (SWD)
- 64-pin LQFP package
- Industrial (-40°C to 85°C) Temperature Range

The Stellaris[®] LM3S5000 series, designed for Controller Area Network (CAN) applications, extends the Stellaris[®] family with Bosch CAN networking technology combined with USB 2.0 Full or Low Speed On-The-Go (OTG) or Host/Device capabilities. The LM3S5000 microcontrollers are perfect for cost-effective embedded control applications requiring industrial connectivity. The motion control features are suitable for fault conditioning and sophisticated motion control.

The LM3S5P56 microcontroller is targeted for industrial applications, including remote monitoring, electronic point-of-sale machines, test and measurement equipment, network appliances and switches, factory automation, HVAC and building control, gaming equipment, motion control, medical instrumentation, and fire and security.

For applications requiring extreme conservation of power, the LM3S5P56 microcontroller features a battery-backed Hibernation module to efficiently power down the LM3S5P56 to a low-power state during extended periods of inactivity. With a power-up/power-down sequencer, a continuous time counter (RTC), a pair of match registers, an APB interface to the system bus, and dedicated non-volatile memory, the Hibernation module positions the LM3S5P56 microcontroller perfectly for battery applications.

In addition, the LM3S5P56 microcontroller offers the advantages of ARM's widely available development tools, System-on-Chip (SoC) infrastructure IP applications, and a large user community. Additionally, the microcontroller uses ARM's Thumb®-compatible Thumb-2 instruction set to reduce memory requirements and, thereby, cost. Finally, the LM3S5P56 microcontroller is code-compatible to all members of the extensive Stellaris® family; providing flexibility to fit our customers' precise needs.

Texas Instruments offers a complete solution to get to market quickly, with evaluation and development boards, white papers and application notes, an easy-to-use peripheral driver library, and a strong support, sales, and distributor network. See "Ordering and Contact Information" on page 1039 for ordering information for Stellaris[®] family devices.

1.1 Functional Overview

The following sections provide an overview of the features of the LM3S5P56 microcontroller. The page number in parentheses indicates where that feature is discussed in detail. Ordering and support information can be found in "Ordering and Contact Information" on page 1039.

1.1.1 ARM Cortex™-M3

The following sections provide an overview of the ARM Cortex™-M3 processor core and instruction set, the integrated System Timer (SysTick) and the Nested Vectored Interrupt Controller.

1.1.1.1 Processor Core (see page 61)

All members of the Stellaris[®] product family, including the LM3S5P56 microcontroller, are designed around an ARM Cortex[™]-M3 processor core. The ARM Cortex-M3 processor provides the core for a high-performance, low-cost platform that meets the needs of minimal memory implementation, reduced pin count, and low power consumption, while delivering outstanding computational performance and exceptional system response to interrupts.

- 32-bit ARM® Cortex™-M3 v7M architecture optimized for small-footprint embedded applications
- Outstanding processing performance combined with fast interrupt handling
- Thumb-2 mixed 16-/32-bit instruction set, delivers the high performance expected of a 32-bit ARM core in a compact memory size usually associated with 8- and 16-bit devices; typically in the range of a few kilobytes of memory for microcontroller-class applications
 - Single-cycle multiply instruction and hardware divide
 - Atomic bit manipulation (bit-banding), delivering maximum memory utilization and streamlined peripheral control

- Unaligned data access, enabling data to be efficiently packed into memory
- Fast code execution permits slower processor clock or increases sleep mode time
- Harvard architecture characterized by separate buses for instruction and data
- Efficient processor core, system and memories
- Hardware division and fast multiplier
- Deterministic, high-performance interrupt handling for time-critical applications
- Memory protection unit (MPU) to provide a privileged mode for protected operating system functionality
- Enhanced system debug with extensive breakpoint and trace capabilities
- Serial Wire Debug and Serial Wire Trace reduce the number of pins required for debugging and tracing
- Migration from the ARM7[™] processor family for better performance and power efficiency
- Optimized for single-cycle Flash memory usage
- Ultra-low power consumption with integrated sleep mode
- 80-MHz operation
- 1.25 DMIPS/MHz

"ARM Cortex-M3 Processor Core" on page 61 provides an overview of the ARM core; the core is detailed in the ARM® Cortex™-M3 Technical Reference Manual.

1.1.1.2 System Timer (SysTick) (see page 71)

ARM Cortex-M3 includes an integrated system timer, SysTick. SysTick provides a simple, 24-bit, clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism. The counter can be used in several different ways, for example:

- An RTOS tick timer that fires at a programmable rate (for example, 100 Hz) and invokes a SysTick routine
- A high-speed alarm timer using the system clock
- A variable rate alarm or signal timer—the duration is range-dependent on the reference clock used and the dynamic range of the counter
- A simple counter used to measure time to completion and time used
- An internal clock-source control based on missing/meeting durations. The COUNTFLAG field in the SysTick Control and Status register can be used to determine if an action completed within a set duration, as part of a dynamic clock management control loop

1.1.1.3 Nested Vectored Interrupt Controller (NVIC) (see page 77)

The LM3S5P56 controller includes the ARM Nested Vectored Interrupt Controller (NVIC). The NVIC and Cortex-M3 prioritize and handle all exceptions in Handler Mode. The processor state is

automatically stored to the stack on an exception and automatically restored from the stack at the end of the Interrupt Service Routine (ISR). The interrupt vector is fetched in parallel to the state saving, enabling efficient interrupt entry. The processor supports tail-chaining, meaning that back-to-back interrupts can be performed without the overhead of state saving and restoration. Software can set eight priority levels on 7 exceptions (system handlers) and 43 interrupts.

- Deterministic, fast interrupt processing: always 12 cycles, or just 6 cycles with tail-chaining
- External non-maskable interrupt signal (NMI) available for immediate execution of NMI handler for safety critical applications
- Dynamically reprioritizable interrupts
- Exceptional interrupt handling via hardware implementation of required register manipulations

"Interrupts" on page 77 provides an overview of the NVIC controller and the interrupt map. Exceptions and interrupts are detailed in the ARM® Cortex™-M3 Technical Reference Manual.

1.1.2 On-Chip Memory

The following sections describe the on-chip memory modules.

1.1.2.1 SRAM (see page 218)

The LM3S5P56 microcontroller provides 24 KB of single-cycle on-chip SRAM. The internal SRAM of the Stellaris[®] devices is located at offset 0x2000.0000 of the device memory map.

Because read-modify-write (RMW) operations are very time consuming, ARM has introduced *bit-banding* technology in the new Cortex-M3 processor. With a bit-band-enabled processor, certain regions in the memory map (SRAM and peripheral space) can use address aliases to access individual bits in a single, atomic operation.

Data can be transferred to and from the SRAM using the Micro Direct Memory Access Controller (µDMA).

1.1.2.2 Flash Memory (see page 218)

The LM3S5P56 microcontroller provides 64 KB of single-cycle on-chip Flash memory (above 50 MHz, the Flash memory can be accessed in a single cycle as long as the code is linear; branches incur a one-cycle stall). The Flash memory is organized as a set of 2-KB blocks that can be individually erased. Erasing a block causes the entire contents of the block to be reset to all 1s. These blocks are paired into a set of 2-KB blocks that can be individually protected. The blocks can be marked as read-only or execute-only, providing different levels of code protection. Read-only blocks cannot be erased or programmed, protecting the contents of those blocks from being modified. Execute-only blocks cannot be erased or programmed, and can only be read by the controller instruction fetch mechanism, protecting the contents of those blocks from being read by either the controller or by a debugger.

1.1.2.3 ROM (see page 974)

The LM3S5P56 ROM is preprogrammed with the following software and programs:

- Stellaris[®] Peripheral Driver Library
- Stellaris® Boot Loader

The Stellaris[®] Peripheral Driver Library is a royalty-free software library for controlling on-chip peripherals with a boot-loader capability. The library performs both peripheral initialization and control functions, with a choice of polled or interrupt-driven peripheral support. In addition, the library is designed to take full advantage of the stellar interrupt performance of the ARM® Cortex™-M3 core. No special pragmas or custom assembly code prologue/epilogue functions are required. For applications that require in-field programmability, the royalty-free Stellaris[®] Boot Loader can act as an application loader and support in-field firmware updates.

1.1.3 Serial Communications Peripherals

The LM3S5P56 controller supports both asynchronous and synchronous serial communications with:

- CAN 2.0 A/B Controller
- USB 2.0 (full speed and low speed) OTG/Host/Device
- Three UARTs with IrDA and ISO 7816 support
- Two I²C modules
- Two Synchronous Serial Interface Modules (SSI)

The following sections provide more detail on each of these communications functions.

1.1.3.1 Controller Area Network (see page 639)

Controller Area Network (CAN) is a multicast shared serial-bus standard for connecting electronic control units (ECUs). CAN was specifically designed to be robust in electromagnetically noisy environments and can utilize a differential balanced line like RS-485 or twisted-pair wire. Originally created for automotive purposes, it is now used in many embedded control applications (for example, industrial or medical). Bit rates up to 1 Mbps are possible at network lengths below 40 meters. Decreased bit rates allow longer network distances (for example, 125 Kbps at 500m).

A transmitter sends a message to all CAN nodes (broadcasting). Each node decides on the basis of the identifier received whether it should process the message. The identifier also determines the priority that the message enjoys in competition for bus access. Each CAN message can transmit from 0 to 8 bytes of user information.

The LM3S5P56 microcontroller includes one CAN unit with the following features:

- CAN protocol version 2.0 part A/B
- Bit rates up to 1 Mbps
- 32 message objects with individual identifier masks
- Maskable interrupt
- Disable Automatic Retransmission mode for Time-Triggered CAN (TTCAN) applications
- Programmable Loopback mode for self-test operation
- Programmable FIFO mode enables storage of multiple message objects
- Gluelessly attaches to an external CAN transceiver through the CANnTX and CANnRX signals

1.1.3.2 USB (see page 690)

Universal Serial Bus (USB) is a serial bus standard designed to allow peripherals to be connected and disconnected using a standardized interface without rebooting the system.

The LM3S5P56 controller supports three configurations in USB 2.0 full and low speed: USB Device, USB Host, and USB On-The-Go (negotiated on-the-go as host or device when connected to other USB-enabled systems).

The USB module has the following features:

- Complies with USB-IF certification standards
- USB 2.0 full-speed (12 Mbps) and low-speed (1.5 Mbps) operation
- Integrated PHY
- 4 transfer types: Control, Interrupt, Bulk, and Isochronous
- 32 endpoints
 - 1 dedicated control IN endpoint and 1 dedicated control OUT endpoint
 - 15 configurable IN endpoints and 15 configurable OUT endpoints
- 4 KB dedicated endpoint memory: one endpoint may be defined for double-buffered 1023-byte isochronous packet size
- VBUS droop and valid ID detection and interrupt
- Efficient transfers using Micro Direct Memory Access Controller (µDMA)
 - Separate channels for transmit and receive for up to three IN endpoints and three OUT endpoints
 - Channel requests asserted when FIFO contains required amount of data

1.1.3.3 **UART** (see page 503)

A Universal Asynchronous Receiver/Transmitter (UART) is an integrated circuit used for RS-232C serial communications, containing a transmitter (parallel-to-serial converter) and a receiver (serial-to-parallel converter), each clocked separately.

The LM3S5P56 controller includes three fully programmable 16C550-type UARTs. Although the functionality is similar to a 16C550 UART, this UART design is not register compatible. The UART can generate individually masked interrupts from the Rx, Tx, modem status, and error conditions. The module generates a single combined interrupt when any of the interrupts are asserted and are unmasked.

The three UARTs have the following features:

- Programmable baud-rate generator allowing speeds up to 5 Mbps for regular speed (divide by 16) and 10 Mbps for high speed (divide by 8)
- Separate 16x8 transmit (TX) and receive (RX) FIFOs to reduce CPU interrupt service loading
- Programmable FIFO length, including 1-byte deep operation providing conventional double-buffered interface

- FIFO trigger levels of 1/8, 1/4, 1/2, 3/4, and 7/8
- Standard asynchronous communication bits for start, stop, and parity
- False-start bit detection
- Line-break generation and detection
- Fully programmable serial interface characteristics
 - 5, 6, 7, or 8 data bits
 - Even, odd, stick, or no-parity bit generation/detection
 - 1 or 2 stop bit generation
- IrDA serial-IR (SIR) encoder/decoder providing
 - Programmable use of IrDA Serial Infrared (SIR) or UART input/output
 - Support of IrDA SIR encoder/decoder functions for data rates up to 115.2 Kbps half-duplex
 - Support of normal 3/16 and low-power (1.41-2.23 μs) bit durations
 - Programmable internal clock generator enabling division of reference clock by 1 to 256 for low-power mode bit duration
- Support for communication with ISO 7816 smart cards
- LIN protocol support
- Standard FIFO-level and End-of-Transmission interrupts
- Efficient transfers using Micro Direct Memory Access Controller (μDMA)
 - Separate channels for transmit and receive
 - Receive single request asserted when data is in the FIFO; burst request asserted at programmed FIFO level
 - Transmit single request asserted when there is space in the FIFO; burst request asserted at programmed FIFO level

1.1.3.4 I^2C (see page 602)

The Inter-Integrated Circuit (I^2C) bus provides bi-directional data transfer through a two-wire design (a serial data line SDA and a serial clock line SCL). The I^2C bus interfaces to external I^2C devices such as serial memory (RAMs and ROMs), networking devices, LCDs, tone generators, and so on. The I^2C bus may also be used for system testing and diagnostic purposes in product development and manufacture.

Each device on the I²C bus can be designated as either a master or a slave. Each I²C module supports both sending and receiving data as either a master or a slave and can operate simultaneously as both a master and a slave. Both the I²C master and slave can generate interrupts.

The LM3S5P56 controller includes two I²C modules with the following features:

- Devices on the I²C bus can be designated as either a master or a slave
 - Supports both transmitting and receiving data as either a master or a slave
 - Supports simultaneous master and slave operation
- Four I²C modes
 - Master transmit
 - Master receive
 - Slave transmit
 - Slave receive
- Two transmission speeds: Standard (100 Kbps) and Fast (400 Kbps)
- Master and slave interrupt generation
 - Master generates interrupts when a transmit or receive operation completes (or aborts due to an error)
 - Slave generates interrupts when data has been transferred or requested by a master or when a START or STOP condition is detected
- Master with arbitration and clock synchronization, multimaster support, and 7-bit addressing mode

1.1.3.5 SSI (see page 560)

Synchronous Serial Interface (SSI) is a four-wire bi-directional communications interface that converts data between parallel and serial. The SSI module performs serial-to-parallel conversion on data received from a peripheral device, and parallel-to-serial conversion on data transmitted to a peripheral device. The SSI module can be configured as either a master or slave device. As a slave device, the SSI module can also be configured to disable its output, which allows a master device to be coupled with multiple slave devices. The TX and RX paths are buffered with separate internal FIFOs.

The SSI module also includes a programmable bit rate clock divider and prescaler to generate the output serial clock derived from the SSI module's input clock. Bit rates are generated based on the input clock and the maximum bit rate is determined by the connected peripheral.

The LM3S5P56 controller includes two SSI modules with the following features:

- Programmable interface operation for Freescale SPI, MICROWIRE, or Texas Instruments synchronous serial interfaces
- Master or slave operation
- Programmable clock bit rate and prescaler
- Separate transmit and receive FIFOs, each 16 bits wide and 8 locations deep
- Programmable data frame size from 4 to 16 bits
- Internal loopback test mode for diagnostic/debug testing

- Standard FIFO-based interrupts and End-of-Transmission interrupt
- Efficient transfers using Micro Direct Memory Access Controller (μDMA)
 - Separate channels for transmit and receive
 - Receive single request asserted when data is in the FIFO; burst request asserted when FIFO contains 4 entries
 - Transmit single request asserted when there is space in the FIFO; burst request asserted when FIFO contains 4 entries

1.1.4 System Integration

The LM3S5P56 controller provides a variety of standard system functions integrated into the device, including:

- Micro Direct Memory Access Controller (µDMA)
- System control and clocks including on-chip precision 16-MHz oscillator
- ARM Cortex SysTick Timer
- Four 32-bit timers (up to eight 16-bit)
- Eight Capture Compare PWM pins (CCP)
- Lower-power battery-backed hibernation module
- Real-Time Clock
- Two Watchdog Timers
- Up to 33 GPIOs, depending on configuration
 - Highly flexible pin muxing allows use as GPIO or one of several peripheral functions
 - Independently configurable to 2, 4 or 8 mA drive capability
 - Up to 4 GPIOs can have 18 mA drive capability

The following sections provide more detail on each of these functions.

1.1.4.1 Direct Memory Access (see page 250)

The LM3S5P56 microcontroller includes a Direct Memory Access (DMA) controller, known as micro-DMA (μ DMA). The μ DMA controller provides a way to offload data transfer tasks from the Cortex-M3 processor, allowing for more efficient use of the processor and the available bus bandwidth. The μ DMA controller can perform transfers between memory and peripherals. It has dedicated channels for each supported on-chip module and can be programmed to automatically perform transfers between peripherals and memory as the peripheral is ready to transfer more data. The μ DMA controller provides the following features:

- ARM PrimeCell® 32-channel configurable µDMA controller
- Support for memory-to-memory, memory-to-peripheral, and peripheral-to-memory in multiple transfer modes

- Basic for simple transfer scenarios
- Ping-pong for continuous data flow
- Scatter-gather for a programmable list of arbitrary transfers initiated from a single request
- Highly flexible and configurable channel operation
 - Independently configured and operated channels
 - Dedicated channels for supported on-chip modules: GP Timer, USB, UART, ADC, SSI
 - Alternate channel assignments
 - One channel each for receive and transmit path for bidirectional modules
 - Dedicated channel for software-initiated transfers
 - Per-channel configurable bus arbitration scheme
 - Optional software-initiated requests for any channel
- Two levels of priority
- Design optimizations for improved bus access performance between µDMA controller and the processor core
 - µDMA controller access is subordinate to core access
 - RAM striping
 - Peripheral bus segmentation
- Data sizes of 8, 16, and 32 bits
- Transfer size is programmable in binary steps from 1 to 1024
- Source and destination address increment size of byte, half-word, word, or no increment
- Maskable peripheral requests
- Interrupt on transfer completion, with a separate interrupt per channel

1.1.4.2 System Control and Clocks (see page 92)

System control determines the overall operation of the device. It provides information about the device, controls power-saving features, controls the clocking of the device and individual peripherals, and handles reset detection and reporting.

- Device identification information: version, part number, SRAM size, Flash memory size, and so on
- Power control
 - On-chip fixed Low Drop-Out (LDO) voltage regulator

- Hibernation module handles the power-up/down 3.3 V sequencing and control for the core digital logic and analog circuits
- Low-power options for microcontroller: Sleep and Deep-sleep modes with clock gating
- Low-power options for on-chip modules: software controls shutdown of individual peripherals and memory
- 3.3-V supply brown-out detection and reporting via interrupt or reset
- Multiple clock sources for microcontroller system clock
 - Precision Oscillator (PIOSC): on-chip resource providing a 16 MHz ±1% frequency at room temperature
 - 16 MHz ±3% across temperature
 - Can be recalibrated with 7-bit trim resolution
 - Software power down control for low power modes
 - Main Oscillator (MOSC): a frequency-accurate clock source by one of two means: an external single-ended clock source is connected to the OSC0 input pin, or an external crystal is connected across the OSC0 input and OSC1 output pins.
 - External oscillator used with or without on-chip PLL: select supported frequencies from 1 MHz to 16.384 MHz.
 - External crystal: from DC to maximum device speed
 - Internal 30-kHz Oscillator: on chip resource providing a 30 kHz ± 50% frequency, used during power-saving modes
 - Hibernation Module clock source: eliminates need for additional crystal for main clock source
 - · 32.768-kHz external oscillator
 - 4.194304-MHz external crystal
- Flexible reset sources
 - Power-on reset (POR)
 - Reset pin assertion
 - Brown-out reset (BOR) detector alerts to system power drops
 - Software reset
 - Watchdog timer reset
 - MOSC failure

1.1.4.3 Four Programmable Timers (see page 361)

Programmable timers can be used to count or time external events that drive the Timer input pins. Each GPTM block provides two 16-bit timers/counters that can be configured to operate independently

as timers or event counters, or configured to operate as one 32-bit timer or one 32-bit Real-Time Clock (RTC). Timers can also be used to trigger analog-to-digital (ADC) conversions.

The General-Purpose Timer Module (GPTM) contains four GPTM blocks with the following functional options:

- Count up or down
- 16- or 32-bit programmable one-shot timer
- 16- or 32-bit programmable periodic timer
- 16-bit general-purpose timer with an 8-bit prescaler
- 32-bit Real-Time Clock (RTC) when using an external 32.768-KHz clock as the input
- Eight Capture Compare PWM pins (CCP)
- Daisy chaining of timer modules to allow a single timer to initiate multiple timing events
- ADC event trigger
- User-enabled stalling when the controller asserts CPU Halt flag during debug (excluding RTC mode)
- 16-bit input-edge count- or time-capture modes
- 16-bit PWM mode with software-programmable output inversion of the PWM signal
- Ability to determine the elapsed time between the assertion of the timer interrupt and entry into the interrupt service routine.
- Efficient transfers using Micro Direct Memory Access Controller (μDMA)
 - Dedicated channel for each timer
 - Burst request generated on timer interrupt

1.1.4.4 CCP Pins (see page 367)

Capture Compare PWM pins (CCP) can be used by the General-Purpose Timer Module to time/count external events using the CCP pin as an input. Alternatively, the GPTM can generate a simple PWM output on the CCP pin.

The LM3S5P56 microcontroller includes eight Capture Compare PWM pins (CCP) that can be programmed to operate in the following modes:

- Capture: The GP Timer is incremented/decremented by programmed events on the CCP input. The GP Timer captures and stores the current timer value when a programmed event occurs.
- Compare: The GP Timer is incremented/decremented by programmed events on the CCP input. The GP Timer compares the current value with a stored value and generates an interrupt when a match occurs.
- PWM: The GP Timer is incremented/decremented by the system clock. A PWM signal is generated based on a match between the counter value and a value stored in a match register and is output on the CCP pin.

1.1.4.5 Hibernation Module (see page 191)

The Hibernation module provides logic to switch power off to the main processor and peripherals and to wake on external or time-based events. The Hibernation module includes power-sequencing logic and has the following features:

- Two mechanisms for power control
 - System power control using discrete external regulator
 - On-chip power control using internal switches under register control
- Dedicated pin for waking using an external signal
- Low-battery detection, signaling, and interrupt generation
- 32-bit real-time counter (RTC)
 - Two 32-bit RTC match registers for timed wake-up and interrupt generation
 - RTC predivider trim for making fine adjustments to the clock rate
- Clock source from a 32.768-kHz external oscillator or a 4.194304-MHz crystal; source can be used for main controller clock
- 64 32-bit words of non-volatile memory to save state during hibernation
- Programmable interrupts for RTC match, external wake, and low battery events

1.1.4.6 Watchdog Timers (see page 404)

A watchdog timer is used to regain control when a system has failed due to a software error or to the failure of an external device to respond in the expected way. The Stellaris[®] Watchdog Timer can generate a nonmaskable interrupt (NMI) or a reset when a time-out value is reached. In addition, the Watchdog Timer is ARM FiRM-compliant and can be configured to generate an interrupt to the controller on its first time-out, and to generate a reset signal on its second time-out. Once the Watchdog Timer has been configured, the lock register can be written to prevent the timer configuration from being inadvertently altered.

The LM3S5P56 microcontroller has two Watchdog Timer modules: Watchdog Timer 0 uses the system clock for its timer clock; Watchdog Timer 1 uses the PIOSC as its timer clock. The Stellaris[®] Watchdog Timer module has the following features:

- 32-bit down counter with a programmable load register
- Separate watchdog clock with an enable
- Programmable interrupt generation logic with interrupt masking
- Lock register protection from runaway software
- Reset generation logic with an enable/disable
- User-enabled stalling when the microcontroller asserts the CPU Halt flag during debug

1.1.4.7 Programmable GPIOs (see page 308)

General-purpose input/output (GPIO) pins offer flexibility for a variety of connections. The Stellaris GPIO module is comprised of five physical GPIO blocks, each corresponding to an individual GPIO port. The GPIO module is FiRM-compliant (compliant to the ARM Foundation IP for Real-Time Microcontrollers specification) and supports 0-33 programmable input/output pins. The number of GPIOs available depends on the peripherals being used (see "Signal Tables" on page 934 for the signals available to each GPIO pin).

- Up to 33 GPIOs, depending on configuration
- Highly flexible pin muxing allows use as GPIO or one of several peripheral functions
- 5-V-tolerant input/outputs
- Fast toggle capable of a change every two clock cycles
- Two means of port access: either Advanced High-Performance Bus (AHB) with better back-to-back access performance, or the legacy Advanced Peripheral Bus (APB) for backwards-compatibility with existing code
- Programmable control for GPIO interrupts
 - Interrupt generation masking
 - Edge-triggered on rising, falling, or both
 - Level-sensitive on High or Low values
- Bit masking in both read and write operations through address lines
- Can be used to initiate an ADC sample sequence
- Pins configured as digital inputs are Schmitt-triggered
- Programmable control for GPIO pad configuration
 - Weak pull-up or pull-down resistors
 - 2-mA, 4-mA, and 8-mA pad drive for digital communication; up to four pads can be configured with an 18-mA pad drive for high-current applications
 - Slew rate control for the 8-mA drive
 - Open drain enables
 - Digital input enables

1.1.5 Advanced Motion Control

The LM3S5P56 controller provides motion control functions integrated into the device, including:

- Six advanced PWM outputs for motion and energy applications
- Four fault input to promote low-latency shutdown
- One Quadrature Encoder Input (QEI)

The following provides more detail on these motion control functions.

1.1.5.1 PWM (see page 840)

Pulse width modulation (PWM) is a powerful technique for digitally encoding analog signal levels. High-resolution counters are used to generate a square wave, and the duty cycle of the square wave is modulated to encode an analog signal. Typical applications include switching power supplies and motor control. The LM3S5P56 PWM module consists of three PWM generator blocks and a control block. Each PWM generator block contains one timer (16-bit down or up/down counter), two comparators, a PWM signal generator, a dead-band generator, and an interrupt/ADC-trigger selector. Each PWM generator block produces two PWM signals that can either be independent signals or a single pair of complementary signals with dead-band delays inserted. PWM generator block has the following features:

- Four fault-condition handling input to quickly provide low-latency shutdown and prevent damage to the motor being controlled
- One 16-bit counter
 - Runs in Down or Up/Down mode
 - Output frequency controlled by a 16-bit load value
 - Load value updates can be synchronized
 - Produces output signals at zero and load value
- Two PWM comparators
 - Comparator value updates can be synchronized
 - Produces output signals on match
- PWM signal generator
 - Output PWM signal is constructed based on actions taken as a result of the counter and PWM comparator output signals
 - Produces two independent PWM signals
- Dead-band generator
 - Produces two PWM signals with programmable dead-band delays suitable for driving a half-H bridge
 - Can be bypassed, leaving input PWM signals unmodified
- Can initiate an ADC sample sequence

The control block determines the polarity of the PWM signals and which signals are passed through to the pins. The output of the PWM generation blocks are managed by the output control block before being passed to the device pins. The PWM control block has the following options:

- PWM output enable of each PWM signal
- Optional output inversion of each PWM signal (polarity control)

- Optional fault handling for each PWM signal
- Synchronization of timers in the PWM generator blocks
- Synchronization of timer/comparator updates across the PWM generator blocks
- Synchronization of PWM output enables across the PWM generator blocks
- Interrupt status summary of the PWM generator blocks
- Extended fault capabilities with multiple fault signals, programmable polarities, and filtering
- PWM generators can be operated independently or synchronized with other generators

1.1.5.2 QEI (see page 911)

A quadrature encoder, also known as a 2-channel incremental encoder, converts linear displacement into a pulse signal. By monitoring both the number of pulses and the relative phase of the two signals, the position, direction of rotation, and speed can be tracked. In addition, a third channel, or index signal, can be used to reset the position counter. The Stellaris® quadrature encoder with index (QEI) module interprets the code produced by a quadrature encoder wheel to integrate position over time and determine direction of rotation. In addition, it can capture a running estimate of the velocity of the encoder wheel. The input frequency of the QEI inputs may be as high as 1/4 of the processor frequency (for example, 20 MHz for a 20-MHz system).

The LM3S5P56 microcontroller includes two QEI modules providing control of two motors at the same time with the following features:

- Position integrator that tracks the encoder position
- Programmable noise filter on the inputs
- Velocity capture using built-in timer
- Interrupt generation on:
 - Index pulse
 - Velocity-timer expiration
 - Direction change
 - Quadrature error detection

1.1.6 Analog

The LM3S5P56 controller provides analog functions integrated into the device, including:

- Two 10-bit Analog-to-Digital Converters (ADC) with eight analog input channels and sample rate of one million samples/second
- Two analog comparators
- 16 digital comparators
- On-chip voltage regulator

The following provides more detail on these analog functions.

1.1.6.1 ADC (see page 429)

An analog-to-digital converter (ADC) is a peripheral that converts a continuous analog voltage to a discrete digital number. The Stellaris ADC module features 10-bit conversion resolution and supports eight input channels plus an internal temperature sensor. Four buffered sample sequencers allow rapid sampling of up to eight analog input sources without controller intervention. Each sample sequencer provides flexible programming with fully configurable input source, trigger events, interrupt generation, and sequencer priority. A digital comparator function is included that allows the conversion value to be diverted to a comparison unit that provides 16 digital comparators.

The LM3S5P56 microcontroller provides two ADC modules with the following features:

- Eight analog input channels
- Single-ended and differential-input configurations
- On-chip internal temperature sensor
- Sample rate of one million samples/second
- Flexible, configurable analog-to-digital conversion
- Four programmable sample conversion sequencers from one to eight entries long, with corresponding conversion result FIFOs
- Flexible trigger control
 - Controller (software)
 - Timers
 - Analog Comparators
 - PWM
 - GPIO
- Hardware averaging of up to 64 samples for improved accuracy
- Digital comparison unit providing 16 digital comparators
- Converter uses an internal 3-V reference or an external reference
- Power and ground for the analog circuitry is separate from the digital power and ground
- Efficient transfers using Micro Direct Memory Access Controller (μDMA)
 - Dedicated channel for each sample sequencer
 - Burst request asserted when interrupt is triggered

1.1.6.2 Analog Comparators (see page 828)

An analog comparator is a peripheral that compares two analog voltages and provides a logical output that signals the comparison result. The LM3S5P56 microcontroller provides two independent

integrated analog comparators that can be configured to drive an output or generate an interrupt or ADC event.

The comparator can provide its output to a device pin, acting as a replacement for an analog comparator on the board, or it can be used to signal the application via interrupts or triggers to the ADC to cause it to start capturing a sample sequence. The interrupt generation and ADC triggering logic is separate. This means, for example, that an interrupt can be generated on a rising edge and the ADC triggered on a falling edge.

The LM3S5P56 microcontroller provides two independent integrated analog comparators with the following functions:

- Compare external pin input to external pin input or to internal programmable voltage reference
- Compare a test voltage against any one of the following voltages:
 - An individual external reference voltage
 - A shared single external reference voltage
 - A shared internal reference voltage

1.1.7 JTAG and ARM Serial Wire Debug (see page 80)

The Joint Test Action Group (JTAG) port is an IEEE standard that defines a Test Access Port and Boundary Scan Architecture for digital integrated circuits and provides a standardized serial interface for controlling the associated test logic. The TAP, Instruction Register (IR), and Data Registers (DR) can be used to test the interconnections of assembled printed circuit boards and obtain manufacturing information on the components. The JTAG Port also provides a means of accessing and controlling design-for-test features such as I/O pin observation and control, scan testing, and debugging. Texas Instruments replaces the ARM SW-DP and JTAG-DP with the ARM CoreSight™-compliant Serial Wire JTAG Debug Port (SWJ-DP) interface. The SWJ-DP interface combines the SWD and JTAG debug ports into one module providing all the normal JTAG debug and test functionality plus real-time access to system memory without halting the core or requiring any target resident code. See the CoreSight™ Design Kit Technical Reference Manual for details on SWJ-DP. The SWJ-DP interface has the following features:

- IEEE 1149.1-1990 compatible Test Access Port (TAP) controller
- Four-bit Instruction Register (IR) chain for storing JTAG instructions
- IEEE standard instructions: BYPASS, IDCODE, SAMPLE/PRELOAD, EXTEST and INTEST
- ARM additional instructions: APACC, DPACC and ABORT
- Integrated ARM Serial Wire Debug (SWD)
 - Serial Wire JTAG Debug Port (SWJ-DP)
 - Flash Patch and Breakpoint (FPB) unit for implementing breakpoints
 - Data Watchpoint and Trigger (DWT) unit for implementing watchpoints, trigger resources, and system profiling
 - Instrumentation Trace Macrocell (ITM) for support of printf style debugging

- Trace Port Interface Unit (TPIU) for bridging to a Trace Port Analyzer

1.1.8 Packaging and Temperature

■ Industrial-range 64-pin RoHS-compliant LQFP package

1.2 Target Applications

The Stellaris[®] family is positioned for cost-conscious applications requiring significant control processing and connectivity capabilities such as:

- Remote monitoring
- Electronic point-of-sale (POS) machines
- Test and measurement equipment
- Network appliances and switches
- Factory automation
- HVAC and building control
- Gaming equipment
- Motion control
- Medical instrumentation
- Fire and security
- Power and energy
- Transportation

1.3 High-Level Block Diagram

Figure 1-1 depicts the features on the Stellaris[®] LM3S5P56 microcontroller. Note that there are two on-chip buses that connect the core to the peripherals. The Advanced Peripheral Bus (APB) bus is the legacy bus. The Advanced High-Performance Bus (AHB) bus provides better back-to-back access performance than the APB bus.




Figure 1-1. Stellaris[®] LM3S5P56 Microcontroller High-Level Block Diagram

1.4 Additional Features

1.4.1 Memory Map (see page 74)

A memory map lists the location of instructions and data in memory. The memory map for the LM3S5P56 controller can be found in "Memory Map" on page 74. Register addresses are given as a hexadecimal increment, relative to the module's base address as shown in the memory map. The *ARM*® *Cortex*™-*M3 Technical Reference Manual* provides further information on the memory map.

1.4.2 Hardware Details

Details on the pins and package can be found in the following sections:

- "Pin Diagram" on page 933
- "Signal Tables" on page 934
- "Operating Characteristics" on page 953
- "Electrical Characteristics" on page 954
- "Package Information" on page 1041

2 ARM Cortex-M3 Processor Core

The ARM Cortex-M3 processor provides a high-performance, low-cost platform that meets the system requirements of minimal memory implementation, reduced pin count, and low power consumption, while delivering outstanding computational performance and exceptional system response to interrupts. Features include:


- 32-bit ARM® Cortex™-M3 v7M architecture optimized for small-footprint embedded applications
- Outstanding processing performance combined with fast interrupt handling
- Thumb-2 mixed 16-/32-bit instruction set, delivers the high performance expected of a 32-bit ARM core in a compact memory size usually associated with 8- and 16-bit devices; typically in the range of a few kilobytes of memory for microcontroller-class applications
 - Single-cycle multiply instruction and hardware divide
 - Atomic bit manipulation (bit-banding), delivering maximum memory utilization and streamlined peripheral control
 - Unaligned data access, enabling data to be efficiently packed into memory
- Fast code execution permits slower processor clock or increases sleep mode time
- Harvard architecture characterized by separate buses for instruction and data
- Efficient processor core, system and memories
- Hardware division and fast multiplier
- Deterministic, high-performance interrupt handling for time-critical applications
- Memory protection unit (MPU) to provide a privileged mode for protected operating system functionality
- Enhanced system debug with extensive breakpoint and trace capabilities
- Serial Wire Debug and Serial Wire Trace reduce the number of pins required for debugging and tracing
- Migration from the ARM7™ processor family for better performance and power efficiency
- Optimized for single-cycle Flash memory usage
- Ultra-low power consumption with integrated sleep mode
- 80-MHz operation
- 1.25 DMIPS/MHz

The Stellaris[®] family of microcontrollers builds on this core to bring high-performance 32-bit computing to cost-sensitive embedded microcontroller applications, such as factory automation and control, industrial control power devices, building and home automation, and stepper motors.

For more information on the ARM Cortex-M3 processor core, see the *ARM*® *Cortex*™-*M3 Technical Reference Manual*. For information on SWJ-DP, see the *ARM*® *CoreSight Technical Reference Manual*.

2.1 Block Diagram

Figure 2-1. CPU Block Diagram



2.2 Functional Description

Important: The ARM® Cortex™-M3 Technical Reference Manual describes all the features of an ARM Cortex-M3 in detail. However, these features differ based on the implementation. This section describes the Stellaris[®] implementation.

Texas Instruments implements the ARM Cortex-M3 core as shown in Figure 2-1 on page 62. The Cortex-M3 uses the entire 16-bit Thumb instruction set and the base Thumb-2 32-bit instruction set. In addition, as noted in the *ARM® Cortex™-M3 Technical Reference Manual*, several Cortex-M3 components are flexible in their implementation: SW/JTAG-DP, ETM, TPIU, the ROM table, the MPU, and the Nested Vectored Interrupt Controller (NVIC). Each of these is addressed in the sections that follow.

2.2.1 Programming Model

This section provides a brief overview of the programming model for the Cortex-M3 core. More detailed information can be found in the *ARM® Cortex™-M3 Technical Reference Manual*.

Privileged access and user access - Code can execute as privileged or unprivileged. Unprivileged execution limits or excludes access to some resources. Privileged execution has access to all resources. Handler mode is always privileged. Thread mode can be privileged or unprivileged.

Thread mode is privileged out of reset, but you can change it to user or unprivileged by setting the CONTROL[0] bit using the MSR instruction. User access prevents:

- Use of some instructions such as CPS to set FAULTMASK and PRIMASK
- Access to most registers in System Control Space (SCS)

When Thread mode has been changed from privileged to user, it cannot change itself back to privileged. Only a Handler can change the privilege of Thread mode. Handler mode is always privileged.

- Register set The processor has the following 32-bit registers:
 - 13 general-purpose registers, r0-r12
 - Stack point alias of banked registers, SP_process and SP_main
 - Link register, r14
 - Program counter, r15
 - One program status register, xPSR.
- Data types The processor supports the following data types:
 - 32-bit words
 - 16-bit halfwords
 - 8-bit bytes
- Memory formats The processor views memory as a linear collection of bytes numbered in ascending order from 0. For example, bytes 0-3 hold the first stored word and bytes 4-7 hold the second stored word. The processor accesses code and data in little-endian format, which means that the byte with the lowest address in a word is the least-significant byte of the word. The byte with the highest address in a word is the most significant. The byte at address 0 of the memory system connects to data lines 7-0.
- Instruction set The Cortex-M3 instruction set contains both 16 and 32-bit instructions. These instructions are summarized in Table 2-1 on page 63 and Table 2-2 on page 65, respectively.

Table 2-1. 16-Bit Cortex-M3 Instruction Set Summary

| Operation | Assembler |
|---|--|
| Add register value and C flag to register value | ADC <rd>, <rm></rm></rd> |
| Add immediate 3-bit value to register | ADD <rd>, <rn>, #<immed_3></immed_3></rn></rd> |
| Add immediate 8-bit value to register | ADD <rd>, #<immed_8></immed_8></rd> |
| Add low register value to low register value | ADD <rd>, <rn>, <rm></rm></rn></rd> |
| Add high register value to low or high register value | ADD <rd>, <rm></rm></rd> |
| Add 4* (immediate 8-bit value) with PC to register | ADD <rd>, PC, #<immed_8> * 4</immed_8></rd> |
| Add 4* (immediate 8-bit value) with SP to register | ADD <rd>, SP, #<immed_8> * 4</immed_8></rd> |
| Add 4* (immediate 7-bit value) to SP | ADD SP, # <immed_7> * 4</immed_7> |
| Bitwise AND register values | AND <rd>, <rm></rm></rd> |
| Arithmetic shift right by immediate number | ASR <rd>, <rm>, #<immed_5></immed_5></rm></rd> |

Table 2-1. 16-Bit Cortex-M3 Instruction Set Summary (continued)

| Operation | Assembler |
|--|---|
| Arithmetic shift right by number in register | ASR <rd>, <rs></rs></rd> |
| Branch conditional | B <cond> <target address=""></target></cond> |
| Branch unconditional | B <target_address></target_address> |
| Bit clear | BIC <rd>, <rm></rm></rd> |
| Software breakpoint | BKPT <immed_8></immed_8> |
| Branch with link | BL <rm></rm> |
| Branch with link and exchange | BLX <rm></rm> |
| Branch and exchange | BX <rm></rm> |
| Compare not zero and branch | CBNZ <rn>,<label></label></rn> |
| Compare zero and branch | CBZ <rn>,<label></label></rn> |
| Compare negation of register value with another register value | CMN <rn>, <rm></rm></rn> |
| Compare immediate 8-bit value | CMP <rn>, #<immed_8></immed_8></rn> |
| Compare registers | CMP <rn>, <rm></rm></rn> |
| Compare high register to low or high register | CMP <rn>, <rm></rm></rn> |
| Change processor state | CPS <effect>, <iflags></iflags></effect> |
| Copy high or low register value to another high or low register | CPY <rd> <rm></rm></rd> |
| Bitwise exclusive OR register values | EOR <rd>, <rm></rm></rd> |
| Condition the following instruction | IT <cond></cond> |
| Condition the following two instructions | IT <x> <cond></cond></x> |
| Condition the following three instructions | IT <x><y> <cond></cond></y></x> |
| Condition the following four instructions | IT <x><y><z> <cond></cond></z></y></x> |
| Multiple sequential memory word loads | LDMIA <rn>!, <registers></registers></rn> |
| Load memory word from base register address + 5-bit immediate offset | LDR <rd>, [<rn>, #<immed_5> * 4]</immed_5></rn></rd> |
| Load memory word from base register address + register offset | LDR <rd>, [<rn>, <rm>]</rm></rn></rd> |
| Load memory word from PC address + 8-bit immediate offset | LDR <rd>, [PC, #<immed_8> * 4]</immed_8></rd> |
| Load memory word from SP address + 8-bit immediate offset | LDR, <rd>, [SP, #<immed_8> * 4]</immed_8></rd> |
| Load memory byte [7:0] from register address + 5-bit immediate offset | LDRB <rd>, [<rn>, #<immed_5>]</immed_5></rn></rd> |
| Load memory byte [7:0] from register address + register offset | LDRB <rd>, [<rn>, <rm>]</rm></rn></rd> |
| Load memory halfword [15:0] from register address + 5-bit immediate offset | LDRH <rd>, [<rn>, #<immed_5> * 2]</immed_5></rn></rd> |
| Load halfword [15:0] from register address + register offset | LDRH <rd>, [<rn>, <rm>]</rm></rn></rd> |
| Load signed byte [7:0] from register address + register offset | LDRSB <rd>, [<rn>, <rm>]</rm></rn></rd> |
| Load signed halfword [15:0] from register address + register offset | LDRSH <rd>, [<rn>, <rm>]</rm></rn></rd> |
| Logical shift left by immediate number | LSL <rd>, <rm>, #<immed_5></immed_5></rm></rd> |
| Logical shift left by number in register | LSL <rd>, <rs></rs></rd> |
| Logical shift right by immediate number | LSR <rd>, <rm>, #<immed_5></immed_5></rm></rd> |
| Logical shift right by number in register | LSR <rd>, <rs></rs></rd> |
| Move immediate 8-bit value to register | MOV <rd>, #<immed_8></immed_8></rd> |
| Move low register value to low register | MOV <rd>, <rn></rn></rd> |
| Move high or low register value to high or low register | MOV <rd>, <rm></rm></rd> |
| Multiply register values | MUL <rd>, <rm></rm></rd> |
| Move complement of register value to register | MVN <rd>, <rm></rm></rd> |
| Negate register value and store in register | NEG <rd>, <rm></rm></rd> |

Table 2-1. 16-Bit Cortex-M3 Instruction Set Summary (continued)

| Operation | Assembler | |
|---|---|--|
| No operation | NOP <c></c> | |
| Bitwise logical OR register values | ORR <rd>, <rm></rm></rd> | |
| Pop registers from stack | POP <registers></registers> | |
| Pop registers and PC from stack | POP <registers, pc=""></registers,> | |
| Push registers onto stack | PUSH <registers></registers> | |
| Push LR and registers onto stack | PUSH <registers, lr=""></registers,> | |
| Reverse bytes in word and copy to register | REV <rd>, <rn></rn></rd> | |
| Reverse bytes in two halfwords and copy to register | REV16 <rd>, <rn></rn></rd> | |
| Reverse bytes in low halfword [15:0], sign-extend, and copy to register | REVSH <rd>, <rn></rn></rd> | |
| Rotate right by amount in register | ROR <rd>, <rs></rs></rd> | |
| Subtract register value and C flag from register value | SBC <rd>, <rm></rm></rd> | |
| Send event | SEV <c></c> | |
| Store multiple register words to sequential memory locations | STMIA <rn>!, <registers></registers></rn> | |
| Store register word to register address + 5-bit immediate offset | STR <rd>, [<rn>, #<immed_5> * 4]</immed_5></rn></rd> | |
| Store register word to register address | STR <rd>, [<rn>, <rm>]</rm></rn></rd> | |
| Store register word to SP address + 8-bit immediate offset | STR <rd>, [SP, #<immed_8> * 4]</immed_8></rd> | |
| Store register byte [7:0] to register address + 5-bit immediate offset | STRB <rd>, [<rn>, #<immed_5>]</immed_5></rn></rd> | |
| Store register byte [7:0] to register address | STRB <rd>, [<rn>, <rm>]</rm></rn></rd> | |
| Store register halfword [15:0] to register address + 5-bit immediate offset | STRH <rd>, [<rn>, #<immed_5> * 2]</immed_5></rn></rd> | |
| Store register halfword [15:0] to register address + register offset | STRH <rd>, [<rn>, <rm>]</rm></rn></rd> | |
| Subtract immediate 3-bit value from register | SUB <rd>, <rn>, #<immed_3></immed_3></rn></rd> | |
| Subtract immediate 8-bit value from register value | SUB <rd>, #<immed_8></immed_8></rd> | |
| Subtract register values | SUB <rd>, <rn>, <rm></rm></rn></rd> | |
| Subtract 4 (immediate 7-bit value) from SP | SUB SP, # <immed_7> * 4</immed_7> | |
| Operating system service call with 8-bit immediate call code | SVC <immed_8></immed_8> | |
| Extract byte [7:0] from register, move to register, and sign-extend to 32 bits | SXTB <rd>, <rm></rm></rd> | |
| Extract halfword [15:0] from register, move to register, and sign-extend to 32 bits | SXTH <rd>, <rm></rm></rd> | |
| Test register value for set bits by ANDing it with another register value | TST <rn>, <rm></rm></rn> | |
| Extract byte [7:0] from register, move to register, and zero-extend to 32 bits | UXTB <rd>, <rm>10</rm></rd> | |
| Extract halfword [15:0] from register, move to register, and zero-extend to 32 bits | UXTH <rd>, <rm></rm></rd> | |
| Wait for event | WFE <c></c> | |
| Wait for interrupt | WFI <c></c> | |

Table 2-2. 32-Bit Cortex-M3 Instruction Set Summary

| Operation | Assembler | |
|--|---|--|
| Add register value, immediate 12-bit value, and C bit | ADC{S}.W <rd>, <rn>, #<modify_constant(immed_12></modify_constant(immed_12></rn></rd> | |
| Add register value, shifted register value, and C bit | ADC{S}.W <rd>, <rn>, <rm>{, <shift>}</shift></rm></rn></rd> | |
| Add register value and immediate 12-bit value | ADD{S}.W <rd>>, <rn>, #<modify_constant(immed_12)></modify_constant(immed_12)></rn></rd> | |
| Add register value and shifted register value | ADD{S}.W <rd>, <rm>{, <shift>}</shift></rm></rd> | |
| Add register value and immediate 12-bit value | ADDW.W <rd>, <rn>, #<immed_12></immed_12></rn></rd> | |
| Bitwise AND register value with immediate 12-bit value | AND{S}.W <rd>, <rn>, #<modify_constant(immed_12></modify_constant(immed_12></rn></rd> | |

Table 2-2. 32-Bit Cortex-M3 Instruction Set Summary (continued)

| Operation | Assembler | | |
|---|--|--|--|
| Bitwise AND register value with shifted register value | AND{S}.W <rd>, <rn>, Rm>{, <shift>}</shift></rn></rd> | | |
| Arithmetic shift right by number in register | ASR{S}.W <rd>, <rn>, <rm></rm></rn></rd> | | |
| Conditional branch | B{cond}.W <label></label> | | |
| Clear bit field | BFC.W <rd>, #<lsb>, #<width></width></lsb></rd> | | |
| Insert bit field from one register value into another | BFI.W <rd>, <rn>, #<lsb>, #<width></width></lsb></rn></rd> | | |
| Bitwise AND register value with complement of immediate 12-bit value | BIC{S}.W <rd>, <rn>, #<modify_constant(immed_12)></modify_constant(immed_12)></rn></rd> | | |
| Bitwise AND register value with complement of shifted register value | BIC{S}.W <rd>, <rn>, <rm>{, <shift>}</shift></rm></rn></rd> | | |
| Branch with link | BL <label></label> | | |
| Branch with link (immediate) | BL <c> <label></label></c> | | |
| Unconditional branch | B.W <label></label> | | |
| Clear exclusive clears the local record of the executing processor that an address has had a request for an exclusive access. | CLREX <c></c> | | |
| Return number of leading zeros in register value | CLZ.W <rd>, <rn></rn></rd> | | |
| Compare register value with two's complement of immediate 12-bit value | CMN.W <rn>, #<modify_constant(immed_12)></modify_constant(immed_12)></rn> | | |
| Compare register value with two's complement of shifted register value | CMN.W <rn>, <rm>{, <shift>}</shift></rm></rn> | | |
| Compare register value with immediate 12-bit value | CMP.W <rn>, #<modify_constant(immed_12)></modify_constant(immed_12)></rn> | | |
| Compare register value with shifted register value | CMP.W <rn>, <rm>{, <shift>}</shift></rm></rn> | | |
| Data memory barrier | DMB <c></c> | | |
| Data synchronization barrier | DSB <c></c> | | |
| Exclusive OR register value with immediate 12-bit value | EOR{S}.W <rd>, <rn>, #<modify_constant(immed_12)></modify_constant(immed_12)></rn></rd> | | |
| Exclusive OR register value with shifted register value | EOR{S}.W <rd>, <rn>, <rm>{, <shift>}</shift></rm></rn></rd> | | |
| Instruction synchronization barrier | ISB <c></c> | | |
| Load multiple memory registers, increment after or decrement before | LDM{IA DB}.W <rn>{!}, <registers></registers></rn> | | |
| Memory word from base register address + immediate 12-bit offset | LDR.W <rxf>, [<rn>, #<offset_12>]</offset_12></rn></rxf> | | |
| Memory word to PC from register address + immediate 12-bit offset | LDR.W PC, [<rn>, #<offset_12>]</offset_12></rn> | | |
| Memory word to PC from base register address immediate 8-bit offset, postindexed | LDR.W PC, [Rn], #<+/- <offset_8></offset_8> | | |
| Memory word from base register address immediate 8-bit offset, postindexed | LDR.W <rxf>, [<rn>], #+/-<offset_8></offset_8></rn></rxf> | | |
| Memory word from base register address immediate 8-bit offset, preindexed | LDR.W <rxf>, [<rn>, #<+/-<offset_8>]! LDRT.W <rxf>, [<rn>, #<offset_8>]</offset_8></rn></rxf></offset_8></rn></rxf> | | |
| Memory word to PC from base register address immediate 8-bit offset, preindexed | LDR.W PC, [<rn>, #+/-<offset_8>]!</offset_8></rn> | | |
| Memory word from register address shifted left by 0, 1, 2, or 3 places | LDR.W <rxf>, [<rn>, <rm>{, LSL #<shift>}]</shift></rm></rn></rxf> | | |
| Memory word to PC from register address shifted left by 0, 1, 2, or 3 places | LDR.W PC, [<rn>, <rm>{, LSL #<shift>}]</shift></rm></rn> | | |
| Memory word from PC address immediate 12-bit offset | LDR.W <rxf>, [PC, #+/-<offset_12>]</offset_12></rxf> | | |
| Memory word to PC from PC address immediate 12-bit offset | LDR.W PC, [PC, #+/- <offset_12>]</offset_12> | | |
| Memory byte [7:0] from base register address + immediate 12-bit offset | LDRB.W <rxf>, [<rn>, #<offset_12>]</offset_12></rn></rxf> | | |
| Memory byte [7:0] from base register address immediate 8-bit offset, postindexed | LDRB.W <rxf>. [<rn>], #+/-<offset_8></offset_8></rn></rxf> | | |
| Memory byte [7:0] from register address shifted left by 0, 1, 2, or 3 places | LDRB.W <rxf>, [<rn>, <rm>{, LSL #<shift>}]</shift></rm></rn></rxf> | | |
| Memory byte [7:0] from base register address immediate 8-bit offset, preindexed | LDRB.W <rxf>, [<rn>, #<+/-<offset_8>]!</offset_8></rn></rxf> | | |
| Memory byte from PC address immediate 12-bit offset | LDRB.W <rxf>, [PC, #+/-<offset_12>]</offset_12></rxf> | | |
| Memory doubleword from register address 8-bit offset 4, preindexed | LDRD.W <rxf>, <rxf2>, [<rn>, #+/-<offset_8> * 4]{!}</offset_8></rn></rxf2></rxf> | | |

Table 2-2. 32-Bit Cortex-M3 Instruction Set Summary (continued)

| Operation | Assembler |
|--|---|
| Memory doubleword from register address 8-bit offset 4, postindexed | LDRD.W <rxf>, <rxf2>, [<rn>], #+/-<offset_8> * 4</offset_8></rn></rxf2></rxf> |
| Load register exclusive calculates an address from a base register value and an immediate offset, loads a word from memory, writes it to a register | LDREX <c> <rt>,[<rn>{,#<imm>}]</imm></rn></rt></c> |
| Load register exclusive halfword calculates an address from a base register value and an immediate offset, loads a halfword from memory, writes it to a register | LDREXH <c> <rt>,[<rn>{,#<imm>}]</imm></rn></rt></c> |
| Load register exclusive byte calculates an address from a base register value and an immediate offset, loads a byte from memory, writes it to a register | LDREXB <c> <rt>,[<rn>{,#<imm>}]</imm></rn></rt></c> |
| Memory halfword [15:0] from base register address + immediate 12-bit offset | LDRH.W <rxf>, [<rn>, #<offset_12>]</offset_12></rn></rxf> |
| Memory halfword [15:0] from base register address immediate 8-bit offset, preindexed | LDRH.W <rxf>, [<rn>, #<+/-<offset_8>]!</offset_8></rn></rxf> |
| Memory halfword [15:0] from base register address immediate 8-bit offset, postindexed | LDRH.W <rxf>. [<rn>], #+/-<offset_8></offset_8></rn></rxf> |
| Memory halfword [15:0] from register address shifted left by 0, 1, 2, or 3 places | LDRH.W <rxf>, [<rn>, <rm>{, LSL #<shift>}]</shift></rm></rn></rxf> |
| Memory halfword from PC address immediate 12-bit offset | LDRH.W <rxf>, [PC, #+/-<offset_12>]</offset_12></rxf> |
| Memory signed byte [7:0] from base register address + immediate 12-bit offset | LDRSB.W <rxf>, [<rn>, #<offset_12>]</offset_12></rn></rxf> |
| Memory signed byte [7:0] from base register address immediate 8-bit offset, postindexed | LDRSB.W <rxf>. [<rn>], #+/-<offset_8></offset_8></rn></rxf> |
| Memory signed byte [7:0] from base register address immediate 8-bit offset, preindexed | LDRSB.W <rxf>, [<rn>, #<+/-<offset_8>]!</offset_8></rn></rxf> |
| Memory signed byte [7:0] from register address shifted left by 0, 1, 2, or 3 places | LDRSB.W <rxf>, [<rn>, <rm>{, LSL #<shift>}]</shift></rm></rn></rxf> |
| Memory signed byte from PC address immediate 12-bit offset | LDRSB.W <rxf>, [PC, #+/-<offset_12>]</offset_12></rxf> |
| Memory signed halfword [15:0] from base register address + immediate 12-bit offset | LDRSH.W <rxf>, [<rn>, #<offset_12>]</offset_12></rn></rxf> |
| Memory signed halfword [15:0] from base register address immediate 8-bit offset, postindexed | LDRSH.W <rxf>. [<rn>], #+/-<offset_8></offset_8></rn></rxf> |
| Memory signed halfword [15:0] from base register address immediate 8-bit offset, preindexed | LDRSH.W <rxf>, [<rn>, #<+/-<offset_8>]!</offset_8></rn></rxf> |
| Memory signed halfword [15:0] from register address shifted left by 0, 1, 2, or 3 places | LDRSH.W <rxf>, [<rn>, <rm>{, LSL #<shift>}]</shift></rm></rn></rxf> |
| Memory signed halfword from PC address immediate 12-bit offset | LDRSH.W <rxf>, [PC, #+/-<offset_12>]</offset_12></rxf> |
| Logical shift left register value by number in register | LSL{S}.W <rd>, <rn>, <rm></rm></rn></rd> |
| Logical shift right register value by number in register | LSR{S}.W <rd>, <rn>, <rm></rm></rn></rd> |
| Multiply two signed or unsigned register values and add the low 32 bits to a register value | MLA.W <rd>, <rn>, <rm>, <racc></racc></rm></rn></rd> |
| Multiply two signed or unsigned register values and subtract the low 32 bits from a register value | MLS.W <rd>, <rn>, <rm>, <racc></racc></rm></rn></rd> |
| Move immediate 12-bit value to register | MOV{S}.W <rd>, #<modify_constant(immed_12)></modify_constant(immed_12)></rd> |
| Move shifted register value to register | MOV{S}.W <rd>, <rm>{, <shift>}</shift></rm></rd> |
| Move immediate 16-bit value to top halfword [31:16] of register | MOVT.W <rd>, #<immed_16></immed_16></rd> |
| Move immediate 16-bit value to bottom halfword [15:0] of register and clear top halfword [31:16] | MOVW.W <rd>, #<immed_16></immed_16></rd> |
| Move to register from status | MRS <c> <rd>, <psr></psr></rd></c> |
| Move to status register | MSR <c> <psr>_<fields>,<rn></rn></fields></psr></c> |
| Multiply two signed or unsigned register values | MUL.W <rd>, <rn>, <rm></rm></rn></rd> |
| No operation | NOP.W |

Table 2-2. 32-Bit Cortex-M3 Instruction Set Summary (continued)

| Operation | Assembler | |
|---|--|--|
| Logical OR NOT register value with immediate 12-bit value | ORN{S}.W <rd>, <rn>, #<modify_constant(immed_12)></modify_constant(immed_12)></rn></rd> | |
| Logical OR NOT register value with shifted register value | ORN[S}.W <rd>, <rn>, <rm>{, <shift>}</shift></rm></rn></rd> | |
| Logical OR register value with immediate 12-bit value | ORR{S}.W <rd>, <rn>, #<modify_constant(immed_12)></modify_constant(immed_12)></rn></rd> | |
| Logical OR register value with shifted register value | ORR{S}.W <rd>, <rn>, <rm>{, <shift>}</shift></rm></rn></rd> | |
| Reverse bit order | RBIT.W <rd>, <rm></rm></rd> | |
| Reverse bytes in word | REV.W <rd>, <rm></rm></rd> | |
| Reverse bytes in each halfword | REV16.W <rd>, <rn></rn></rd> | |
| Reverse bytes in bottom halfword and sign-extend | REVSH.W <rd>, <rn></rn></rd> | |
| Rotate right by number in register | ROR{S}.W <rd>, <rn>, <rm></rm></rn></rd> | |
| Rotate right with extend | RRX{S}.W <rd>, <rm></rm></rd> | |
| Subtract a register value from an immediate 12-bit value | RSB{S}.W <rd>, <rn>, #<modify_constant(immed_12)></modify_constant(immed_12)></rn></rd> | |
| Subtract a register value from a shifted register value | RSB{S}.W <rd>, <rn>, <rm>{, <shift>}</shift></rm></rn></rd> | |
| Subtract immediate 12-bit value and C bit from register value | SBC{S}.W <rd>, <rn>, #<modify_constant(immed_12)></modify_constant(immed_12)></rn></rd> | |
| Subtract shifted register value and C bit from register value | SBC{S}.W <rd>, <rn>, <rm>{, <shift>}</shift></rm></rn></rd> | |
| Copy selected bits to register and sign-extend | SBFX.W <rd>, <rn>, #<lsb>, #<width></width></lsb></rn></rd> | |
| Signed divide | SDIV <c> <rd>,<rn>,<rm></rm></rn></rd></c> | |
| Send event | SEV <c></c> | |
| Multiply signed words and add signed-extended value to 2-register value | SMLAL.W <rdlo>, <rdhi>, <rn>, <rm></rm></rn></rdhi></rdlo> | |
| Multiply two signed register values | SMULL.W <rdlo>, <rdhi>, <rn>, <rm></rm></rn></rdhi></rdlo> | |
| Signed saturate | SSAT.W <c> <rd>, #<imm>, <rn>{, <shift>}</shift></rn></imm></rd></c> | |
| Multiple register words to consecutive memory locations | STM{IA DB}.W <rn>{!}, <registers></registers></rn> | |
| Register word to register address + immediate 12-bit offset | STR.W <rxf>, [<rn>, #<offset_12>]</offset_12></rn></rxf> | |
| Register word to register address immediate 8-bit offset, postindexed | STR.W <rxf>, [<rn>], #+/-<offset_8></offset_8></rn></rxf> | |
| Register word to register address shifted by 0, 1, 2, or 3 places | STR.W <rxf>, [<rn>, <rm>{, LSL #<shift>}]</shift></rm></rn></rxf> | |
| Register word to register address immediate 8-bit offset, preindexed Store, preindexed | STR.W <rxf>, [<rn>, #+/-<offset_8>]{!} STRT.W <rxf>, [<rn>, #<offset_8>]</offset_8></rn></rxf></offset_8></rn></rxf> | |
| Register byte [7:0] to register address immediate 8-bit offset, preindexed | STRB{T}.W <rxf>, [<rn>, #+/-<offset_8>]{!}</offset_8></rn></rxf> | |
| Register byte [7:0] to register address + immediate 12-bit offset | STRB.W <rxf>, [<rn>, #<offset_12>]</offset_12></rn></rxf> | |
| Register byte [7:0] to register address immediate 8-bit offset, postindexed | STRB.W <rxf>, [<rn>], #+/-<offset_8></offset_8></rn></rxf> | |
| Register byte [7:0] to register address shifted by 0, 1, 2, or 3 places | STRB.W <rxf>, [<rn>, <rm>{, LSL #<shift>}]</shift></rm></rn></rxf> | |
| Store doubleword, preindexed | STRD.W <rxf>, <rxf2>, [<rn>, #+/-<offset_8> * 4]{!}</offset_8></rn></rxf2></rxf> | |
| Store doubleword, postindexed | STRD.W <rxf>, <rxf2>, [<rn>, #+/-<offset_8> * 4]</offset_8></rn></rxf2></rxf> | |
| Store register exclusive calculates an address from a base register value and an immediate offset, and stores a word from a register to memory if the executing processor has exclusive access to the memory addressed. | STREX <c> <rd>, <rt>, [<rn>{,#<imm>}]</imm></rn></rt></rd></c> | |
| Store register exclusive byte derives an address from a base register value, and stores a byte from a register to memory if the executing processor has exclusive access to the memory addressed | STREXB <c> <rd>,<rt>,[<rn>]</rn></rt></rd></c> | |
| Store register exclusive halfword derives an address from a base register value, and stores a halfword from a register to memory if the executing processor has exclusive access to the memory addressed. | STREXH <c> <rd>,<rt>,[<rn>]</rn></rt></rd></c> | |
| Register halfword [15:0] to register address + immediate 12-bit offset | STRH.W <rxf>, [<rn>, #<offset_12>]</offset_12></rn></rxf> | |
| Register halfword [15:0] to register address shifted by 0, 1, 2, or 3 places | STRH.W <rxf>, [<rn>, <rm>{, LSL #<shift>}]</shift></rm></rn></rxf> | |
| Register halfword [15:0] to register address immediate 8-bit offset, preindexed | STRH{T}.W <rxf>, [<rn>, #+/-<offset_8>]{!}</offset_8></rn></rxf> | |

Table 2-2. 32-Bit Cortex-M3 Instruction Set Summary (continued)

| Operation | Assembler |
|--|---|
| Register halfword [15:0] to register address immediate 8-bit offset, postindexed | STRH.W <rxf>, [<rn>], #+/-<offset_8></offset_8></rn></rxf> |
| Subtract immediate 12-bit value from register value | SUB{S}.W <rd>, <rn>, #<modify_constant(immed_12)></modify_constant(immed_12)></rn></rd> |
| Subtract shifted register value from register value | SUB{S}.W <rd>, <rn>, <rm>{, <shift>}</shift></rm></rn></rd> |
| Subtract immediate 12-bit value from register value | SUBW.W <rd>, <rn>, #<immed_12></immed_12></rn></rd> |
| Sign extend byte to 32 bits | SXTB.W <rd>, <rm>{, <rotation>}</rotation></rm></rd> |
| Sign extend halfword to 32 bits | SXTH.W <rd>, <rm>{, <rotation>}</rotation></rm></rd> |
| Table branch byte | TBB [<rn>, <rm>]</rm></rn> |
| Table branch halfword | TBH [<rn>, <rm>, LSL #1]</rm></rn> |
| Exclusive OR register value with immediate 12-bit value | TEQ.W <rn>, #<modify_constant(immed_12)></modify_constant(immed_12)></rn> |
| Exclusive OR register value with shifted register value | TEQ.W <rn>, <rm>{, <shift}< td=""></shift}<></rm></rn> |
| Logical AND register value with 12-bit immediate value | TST.W <rn>, #<modify_constant(immed_12)></modify_constant(immed_12)></rn> |
| Logical AND register value with shifted register value | TST.W <rn>, <rm>{, <shift>}</shift></rm></rn> |
| Copy bit field from register value to register and zero-extend to 32 bits | UBFX.W <rd>, <rn>, #<lsb>, #<width></width></lsb></rn></rd> |
| Unsigned divide | UDIV <c> <rd>,<rn>,<rm></rm></rn></rd></c> |
| Multiply two unsigned register values and add to a 2-register value | UMLAL.W <rdlo>, <rdhi>, <rn>, <rm></rm></rn></rdhi></rdlo> |
| Multiply two unsigned register values | UMULL.W <rdlo>, <rdhi>, <rn>, <rm></rm></rn></rdhi></rdlo> |
| Unsigned saturate | USAT <c> <rd>, #<imm>, <rn>{, <shift>}</shift></rn></imm></rd></c> |
| Copy unsigned byte to register and zero-extend to 32 bits | UXTB.W <rd>, <rm>{, <rotation>}</rotation></rm></rd> |
| Copy unsigned halfword to register and zero-extend to 32 bits | UXTH.W <rd>, <rm>{, <rotation>}</rotation></rm></rd> |
| Wait for event | WFE.W |
| Wait for interrupt | WFI.W |

2.2.2 Serial Wire and JTAG Debug

Texas Instruments replaces the ARM SW-DP and JTAG-DP with the ARM CoreSight™-compliant Serial Wire JTAG Debug Port (SWJ-DP) interface. As a result, Chapter 12, "Debug Port," of the ARM® Cortex™-M3 Technical Reference Manual does not apply to Stellaris® devices.

The SWJ-DP interface combines the SWD and JTAG debug ports into one module. See the CoreSight™ Design Kit Technical Reference Manual for details on SWJ-DP.

2.2.3 Embedded Trace Macrocell (ETM)

ETM is not implemented in the Stellaris[®] devices. As a result, Chapters 15 and 16 of the *ARM*® *Cortex*™-*M3 Technical Reference Manual* can be ignored.

2.2.4 Trace Port Interface Unit (TPIU)

The TPIU acts as a bridge between the Cortex-M3 trace data from the ITM, and an off-chip Trace Port Analyzer. Stellaris[®] devices implement the TPIU as shown in Figure 2-2. This implementation is similar to the non-ETM version described in the *ARM® Cortex™-M3 Technical Reference Manual*, however, SWJ-DP only provides the Serial Wire Viewer (SWV) output format for the TPIU.




Figure 2-2. TPIU Block Diagram

2.2.5 ROM Table

The default ROM table is implemented as described in the *ARM*® *Cortex*™-*M3 Technical Reference Manual*.

2.2.6 Memory Protection Unit (MPU)

The Memory Protection Unit (MPU) is included on the LM3S5P56 controller and supports the standard ARMv7 Protected Memory System Architecture (PMSA) model. The MPU provides full support for protection regions, overlapping protection regions, access permissions, and exporting memory attributes to the system.

2.2.7 Nested Vectored Interrupt Controller (NVIC)

The Nested Vectored Interrupt Controller (NVIC):

- Facilitates low-latency exception and interrupt handling
- Controls power management
- Implements system control registers

The NVIC and the processor core interface are closely coupled, which enables low latency interrupt processing and efficient processing of late arriving interrupts. The NVIC maintains knowledge of the stacked (nested) interrupts to enable tail-chaining of interrupts.

You can only fully access the NVIC from privileged mode, but you can pend interrupts in user-mode by enabling the Configuration Control Register (see the ARM® Cortex™-M3 Technical Reference Manual). Any other user-mode access causes a bus fault.

All NVIC registers are accessible using byte, halfword, and word unless otherwise stated.

2.2.7.1 Interrupts

The ARM® Cortex™-M3 Technical Reference Manual describes the maximum number of interrupts and interrupt priorities. The LM3S5P56 microcontroller supports 43 interrupts with eight priority levels.

In addition to the peripheral interrupts, the system also provides for a non-maskable interrupt (NMI). The NMI is generally used in safety critical applications where the immediate execution of an interrupt handler is required. The NMI signal is available as an external signal so that it may be generated by external circuitry. The NMI is also used internally as part of the main oscillator verification circuitry. More information on the non-maskable interrupt is located in "Non-Maskable Interrupt" on page 96.

2.2.8 System Timer (SysTick)

Cortex-M3 includes an integrated system timer, SysTick. SysTick provides a simple, 24-bit clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism. The counter can be used in several different ways, for example:

- An RTOS tick timer which fires at a programmable rate (for example, 100 Hz) and invokes a SysTick routine
- A high-speed alarm timer using the system clock
- A variable rate alarm or signal timer—the duration is range-dependent on the reference clock used and the dynamic range of the counter.
- A simple counter used to measure time to completion and time used
- An internal clock source control based on missing/meeting durations. The COUNTFLAG bit-field in the control and status register can be used to determine if an action completed within a set duration, as part of a dynamic clock management control loop.

2.2.8.1 Functional Description

The timer consists of three registers:

- SysTick Control and Status Register a control and status counter to configure its clock, enable the counter, enable the SysTick interrupt, and determine counter status
- SysTick Reload Value Register the reload value for the counter, used to provide the counter's wrap value
- SysTick Current Value Register the current value of the counter

A fourth register, the SysTick Calibration Value Register, is not implemented in the Stellaris[®] devices.

When enabled, the timer counts down on each clock from the reload value to zero, reloads (wraps) to the value in the SysTick Reload Value register on the next clock edge, then decrements on subsequent clocks. Clearing the SysTick Reload Value register disables the counter on the next wrap. When the counter reaches zero, the COUNTFLAG status bit is set. The COUNTFLAG bit clears on reads.

Writing to the SysTick Current Value register clears the register and the COUNTFLAG status bit. The write does not trigger the SysTick exception logic. On a read, the current value is the value of the register at the time the register is accessed.

If the core is in debug state (halted), the counter does not decrement. The timer is clocked with respect to a reference clock, which can be either the core clock or an external clock source.

2.2.8.2 SysTick Control and Status Register

Use the SysTick Control and Status Register to enable the SysTick features. The reset is 0x0000.0000.

| Bit/Field | Name | Type | Reset | Description |
|-----------|-----------|------|-------|--|
| 31:17 | reserved | RO | 0x000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 16 | COUNTFLAG | R/W | 0 | Count Flag |
| | | | | When set, this bit indicates that the timer has counted to 0 since the last time this register was read. |
| | | | | This bit is cleared by a read of the register. |
| | | | | If read by the debugger using the DAP, this bit is cleared only if the MasterType bit in the AHB-AP Control Register is clear. Otherwise, the COUNTFLAG bit is not changed by the debugger read. |
| 15:3 | reserved | RO | 0x000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 2 | CLKSOURCE | R/W | 0 | Clock Source |
| | | | | Value Description |
| | | | | External reference clock. (Not implemented for Stellaris [®] microcontrollers.) |
| | | | | 1 Core clock |
| | | | | Because an external reference clock is not supported, this bit must be set in order for SysTick to operate. |
| 1 | TICKINT | R/W | 0 | Tick Interrupt |
| | | | | When set, this bit causes an interrupt to be generated to the NVIC when SysTick counts to 0. |
| | | | | When clear, interrupt generation is disabled. Software can use the COUNTFLAG to determine if the counter has ever reached 0. |
| 0 | ENABLE | R/W | 0 | Enable |
| | | | | When set, this bit enables SysTick to operate in a multi-shot way. That is, the counter loads the Reload value and begins counting down. On reaching 0, the COUNTFLAG bit is set and an interrupt is generated if enabled by TICKINT. The counter then loads the Reload value again and begins counting. |
| | | | | When this bit is clear, the counter is disabled. |

2.2.8.3 SysTick Reload Value Register

The SysTick Reload Value Register specifies the start value to load into the SysTick Current Value Register when the counter reaches 0. The start value can be between 1 and 0x00FF.FFFF. A start value of 0 is possible but has no effect because the SysTick interrupt and COUNTFLAG are activated when counting from 1 to 0.

SysTick can be configured as a multi-shot timer, repeated over and over, firing every N+1 clock pulses, where N is any value from 1 to 0x00FF.FFFF. For example, if a tick interrupt is required every 100 clock pulses, 99 must be written into the RELOAD field.

When configuring SysTick as a single-shot timer, a new value is written on each tick interrupt, and the actual count down value must be written. For example, if a tick is next required after 400 clock pulses, 400 must be written into the RELOAD field.

| Bit/Field | Name | Туре | Reset | Description | |
|-----------|----------|------|-------|---|--|
| 31:24 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. | |
| 23:0 | RELOAD | R/W | - | - Reload Value Value to load into the SysTick Current Value Register when the counter reaches 0. | |

2.2.8.4 SysTick Current Value Register

The SysTick Current Value Register contains the current value of the counter.

| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:24 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 23:0 | CURRENT | W1C | - | Current Value |
| | | | | This field contains the current value at the time the register is accessed. No read-modify-write protection is provided, so change with care. |
| | | | | This register is write-clear. Writing to it with any value clears the register to 0. Clearing this register also clears the COUNTFLAG bit of the SysTick Control and Status Register. |

2.2.8.5 SysTick Calibration Value Register

The SysTick Calibration Value register is not implemented.

3 Memory Map

The memory map for the LM3S5P56 controller is provided in Table 3-1.

In this manual, register addresses are given as a hexadecimal increment, relative to the module's base address as shown in the memory map. See also Chapter 4, "Memory Map" in the ARM® CortexTM-M3 Technical Reference Manual.

Note that within the memory map, all reserved space returns a bus fault when read or written.

Table 3-1. Memory Map

| Start | End | Description | For details, see page |
|------------------|-------------|---|-----------------------|
| Memory | | | |
| 0x0000.0000 | 0x0000.FFFF | On-chip Flash | 218 |
| 0x0001.0000 | 0x00FF.FFFF | Reserved | - |
| 0x0100.0000 | 0x1FFF.FFFF | Reserved for ROM | 218 |
| 0x2000.0000 | | Bit-banded on-chip SRAM | 218 |
| 0x0000.0001 | 0x21FF.FFFF | Reserved | - |
| 0x2200.0000 | | Bit-band alias of 0x2000.0000 through 0x200F.FFFF | 218 |
| 0x0000.0001 | 0x3FFF.FFFF | Reserved | - |
| FiRM Peripherals | 1 | | ' |
| 0x4000.0000 | 0x4000.0FFF | Watchdog timer 0 | 407 |
| 0x4000.1000 | 0x4000.1FFF | Watchdog timer 1 | 407 |
| 0x4000.2000 | 0x4000.3FFF | Reserved | - |
| 0x4000.4000 | 0x4000.4FFF | GPIO Port A | 319 |
| 0x4000.5000 | 0x4000.5FFF | GPIO Port B | 319 |
| 0x4000.6000 | 0x4000.6FFF | GPIO Port C | 319 |
| 0x4000.7000 | 0x4000.7FFF | GPIO Port D | 319 |
| 0x4000.8000 | 0x4000.8FFF | SSI0 | 574 |
| 0x4000.9000 | 0x4000.9FFF | SSI1 | 574 |
| 0x4000.A000 | 0x4000.BFFF | Reserved | - |
| 0x4000.C000 | 0x4000.CFFF | UART0 | 514 |
| 0x4000.D000 | 0x4000.DFFF | UART1 | 514 |
| 0x4000.E000 | 0x4000.EFFF | UART2 | 514 |
| 0x4000.F000 | 0x4001.FFFF | Reserved | - |
| Peripherals | | | |
| 0x4002.0000 | 0x4002.07FF | I ² C Master 0 | 617 |
| 0x4002.0800 | 0x4002.0FFF | I ² C Slave 0 | 630 |
| 0x4002.1000 | 0x4002.17FF | I ² C Master 1 | 617 |
| 0x4002.1800 | 0x4002.1FFF | I ² C Slave 1 | 630 |
| 0x4002.2000 | 0x4002.3FFF | Reserved | - |
| 0x4002.4000 | 0x4002.4FFF | GPIO Port E | 319 |
| 0x4002.5000 | 0x4002.7FFF | Reserved | - |
| 0x4002.8000 | 0x4002.8FFF | PWM | 852 |
| 0x4002.9000 | 0x4002.BFFF | Reserved | - |

Table 3-1. Memory Map (continued)

| Start | End | Description | For details, see page |
|-----------------------|-------------|---|--|
| 0x4002.C000 | 0x4002.CFFF | QEI0 | 916 |
| 0x4002.D000 | 0x4002.FFFF | Reserved | - |
| 0x4003.0000 | 0x4003.0FFF | Timer 0 | 375 |
| 0x4003.1000 | 0x4003.1FFF | Timer 1 | 375 |
| 0x4003.2000 | 0x4003.2FFF | Timer 2 | 375 |
| 0x4003.3000 | 0x4003.3FFF | Timer 3 | 375 |
| 0x4003.4000 | 0x4003.7FFF | Reserved | - |
| 0x4003.8000 | 0x4003.8FFF | ADC0 | 446 |
| 0x4003.9000 | 0x4003.9FFF | ADC1 | 446 |
| 0x4003.A000 | 0x4003.BFFF | Reserved | - |
| 0x4003.C000 | 0x4003.CFFF | Analog Comparators | 828 |
| 0x4003.D000 | 0x4003.FFFF | Reserved | - |
| 0x4004.0000 | 0x4004.0FFF | CAN0 Controller | 659 |
| 0x4004.1000 | 0x4004.FFFF | Reserved | - |
| 0x4005.0000 | 0x4005.0FFF | USB | 715 |
| 0x4005.1000 | 0x4005.7FFF | Reserved | - |
| 0x4005.8000 | 0x4005.8FFF | GPIO Port A (AHB aperture) | 319 |
| 0x4005.9000 | 0x4005.9FFF | GPIO Port B (AHB aperture) | 319 |
| 0x4005.A000 | 0x4005.AFFF | GPIO Port C (AHB aperture) | 319 |
| 0x4005.B000 | 0x4005.BFFF | GPIO Port D (AHB aperture) | 319 |
| 0x4005.C000 | 0x4005.CFFF | GPIO Port E (AHB aperture) | 319 |
| 0x4005.D000 | 0x400F.BFFF | Reserved | - |
| 0x400F.C000 | 0x400F.CFFF | Hibernation Module | 200 |
| 0x400F.D000 | 0x400F.DFFF | Flash memory control | 223 |
| 0x400F.E000 | 0x400F.EFFF | System control | 107 |
| 0x400F.F000 | 0x400F.FFFF | μDMA | 271 |
| 0x4010.0000 | 0x41FF.FFFF | Reserved | - |
| 0x4200.0000 | 0x43FF.FFFF | Bit-banded alias of 0x4000.0000 through 0x400F.FFFF | - |
| 0x4400.0000 | 0xDFFF.FFFF | Reserved | - |
| Private Peripheral Bu | ıs | | |
| 0xE000.0000 | 0xE000.0FFF | Instrumentation Trace Macrocell (ITM) | ARM® Cortex™-M3 Technical Reference Manual |
| 0xE000.1000 | 0xE000.1FFF | Data Watchpoint and Trace (DWT) | ARM® Cortex™-M3 Technical Reference Manual |
| 0xE000.2000 | 0xE000.2FFF | Flash Patch and Breakpoint (FPB) | ARM® Cortex™-M3 Technical Reference Manual |

Table 3-1. Memory Map (continued)

| Start | End | Description | For details, see page |
|-------------|-------------|---|--|
| 0xE000.3000 | 0xE000.DFFF | Reserved | - |
| 0xE000.E000 | 0xE000.EFFF | Nested Vectored Interrupt Controller (NVIC) | ARM® Cortex™-M3 Technical Reference Manual |
| 0xE000.F000 | 0xE003.FFFF | Reserved | - |
| 0xE004.0000 | 0xE004.0FFF | Trace Port Interface Unit (TPIU) | ARM® Cortex™-M3 Technical Reference Manual |
| 0xE004.1000 | 0xFFFF.FFFF | Reserved | - |

4 Interrupts

The ARM Cortex-M3 processor and the Nested Vectored Interrupt Controller (NVIC) prioritize and handle all exceptions in Handler Mode. The processor state is automatically stored to the stack on an exception and automatically restored from the stack at the end of the Interrupt Service Routine (ISR). The vector is fetched in parallel to the state saving, enabling efficient interrupt entry. The processor supports tail-chaining, which enables back-to-back interrupts to be performed without the overhead of state saving and restoration.

Table 4-1 on page 77 lists all exception types. Software can set eight priority levels on seven of these exceptions (system handlers) as well as on 43 interrupts (listed in Table 4-2 on page 78).

Priorities on the system handlers are set with the NVIC System Handler Priority registers. Interrupts are enabled through the NVIC Interrupt Set Enable register and prioritized with the NVIC Interrupt Priority registers. Priorities can be grouped by splitting priority levels into pre-emption priorities and subpriorities. All of the interrupt registers are described in Chapter 8, "Nested Vectored Interrupt Controller" in the *ARM*® *Cortex*™-*M3 Technical Reference Manual*.

Internally, the highest user-programmable priority (0) is treated as fourth priority, after a Reset, Non-Maskable Interrupt (NMI), and a Hard Fault, in that order. Note that 0 is the default priority for all the programmable priorities.

If you assign the same priority level to two or more interrupts, their hardware priority (the lower position number) determines the order in which the processor activates them. For example, if both GPIO Port A and GPIO Port B are priority level 1, then GPIO Port A has higher priority.

Important: It may take several processor cycles after a write to clear an interrupt source for the NVIC to see the interrupt source de-assert. Thus if the interrupt clear is done as the last action in an interrupt handler, it is possible for the interrupt handler to complete while the NVIC sees the interrupt as still asserted, causing the interrupt handler to be re-entered errantly. This situation can be avoided by either clearing the interrupt source at the beginning of the interrupt handler or by performing a read or write after the write to clear the interrupt source (and flush the write buffer).

See Chapter 5, "Exceptions" and Chapter 8, "Nested Vectored Interrupt Controller" in the *ARM*® *Cortex™-M3 Technical Reference Manual* for more information on exceptions and interrupts.

Table 4-1. Exception Types

| Exception Type | Vector Number | Priority ^a | Description | |
|---------------------------------|------------------|-----------------------|--|--|
| - | 0 | - | Stack top is loaded from the first entry of the vector table on reset. | |
| Reset | 1 | -3 (highest) | This exception is invoked on power up and warm reset. On the first instruction, Reset drops to the lowest priority (and then is called the base level of activation). This exception is asynchronous. | |
| Non-Maskable Interrupt (NMI) | 2 | -2 | This exception is caused by the assertion of the NMI signal or by using the NVIC Interrupt Control State register and cannot be stopped or preempted by any exception but Reset. This exception is asynchronous. | |
| Hard Fault | 3 | -1 | This exception is caused by all classes of Fault, when the fault cannot activate due to priority or the configurable fault handler has been disabled. This exception is synchronous. | |
| Memory Management | 4 | programmable | This exception is caused by an MPU mismatch, including access violation and no match. This exception is synchronous. | |

Table 4-1. Exception Types (continued)

| Exception Type | Vector Number | Priority ^a | Description | |
|----------------|------------------|-----------------------|--|--|
| Bus Fault | 5 | programmable | This exception is caused by a pre-fetch fault, memory access fault, and other address/memory related faults. This exception is synchronous when precise and asynchronous when imprecise. This fault can be enabled or disabled. | |
| Usage Fault | 6 | programmable | This exception is caused by a usage fault, such as undefined instruction executed or illegal state transition attempt. This exception is synchronous. | |
| - | 7-10 | - | Reserved. | |
| SVCall | 11 | programmable | This exception is caused by a system service call with an SVC instruction. This exception is synchronous. | |
| Debug Monitor | 12 | programmable | This exception is caused by the debug monitor (when not halting). This exception is synchronous, but only active when enabled. This exception does not activate if it is a lower priority than the current activation. | |
| - | 13 | - | Reserved. | |
| PendSV | 14 | programmable | This exception is caused by a pendable request for system service. This exception is asynchronous and only pended by software. | |
| SysTick | 15 | programmable | This exception is caused by the SysTick timer reaching 0, when it is enabled to generate an interrupt. This exception is asynchronous. | |
| Interrupts | 16 and above | programmable | This exception is caused by interrupts asserted from outside the ARM Cortex-M3 core and fed through the NVIC (prioritized). These exceptions are all asynchronous. Table 4-2 on page 78 lists the interrupts on the LM3S5P56 controller. | |

a. 0 is the default priority for all the programmable priorities.

Table 4-2. Interrupts

| Vector Number | Interrupt Number (Bit in Interrupt Registers) | Description |
|---------------|---|----------------------|
| 0-15 | - | Processor exceptions |
| 16 | 0 | GPIO Port A |
| 17 | 1 | GPIO Port B |
| 18 | 2 | GPIO Port C |
| 19 | 3 | GPIO Port D |
| 20 | 4 | GPIO Port E |
| 21 | 5 | UART0 |
| 22 | 6 | UART1 |
| 23 | 7 | SSI0 |
| 24 | 8 | l ² C0 |
| 25 | 9 | PWM Fault |
| 26 | 10 | PWM Generator 0 |
| 27 | 11 | PWM Generator 1 |
| 28 | 12 | PWM Generator 2 |
| 29 | 13 | QEI0 |
| 30 | 14 | ADC0 Sequence 0 |
| 31 | 15 | ADC0 Sequence 1 |
| 32 | 16 | ADC0 Sequence 2 |

Table 4-2. Interrupts (continued)

| Vector Number | Interrupt Number (Bit in Interrupt Registers) | Description |
|---------------|--|-------------------------|
| 33 | 17 | ADC0 Sequence 3 |
| 34 | 18 | Watchdog Timers 0 and 1 |
| 35 | 19 | Timer 0A |
| 36 | 20 | Timer 0B |
| 37 | 21 | Timer 1A |
| 38 | 22 | Timer 1B |
| 39 | 23 | Timer 2A |
| 40 | 24 | Timer 2B |
| 41 | 25 | Analog Comparator 0 |
| 42 | 26 | Analog Comparator 1 |
| 43 | 27 | Reserved |
| 44 | 28 | System Control |
| 45 | 29 | Flash Memory Control |
| 46-48 | 30-32 | Reserved |
| 49 | 33 | UART2 |
| 50 | 34 | SSI1 |
| 51 | 35 | Timer 3A |
| 52 | 36 | Timer 3B |
| 53 | 37 | I ² C1 |
| 54 | 38 | Reserved |
| 55 | 39 | CAN0 |
| 56-58 | 40-42 | Reserved |
| 59 | 43 | Hibernation Module |
| 60 | 44 | USB |
| 61 | 45 | Reserved |
| 62 | 46 | μDMA Software |
| 63 | 47 | μDMA Error |
| 64 | 48 | ADC1 Sequence 0 |
| 65 | 49 | ADC1 Sequence 1 |
| 66 | 50 | ADC1 Sequence 2 |
| 67 | 51 | ADC1 Sequence 3 |
| 68-71 | 52-55 | Reserved |

5 JTAG Interface

The Joint Test Action Group (JTAG) port is an IEEE standard that defines a Test Access Port and Boundary Scan Architecture for digital integrated circuits and provides a standardized serial interface for controlling the associated test logic. The TAP, Instruction Register (IR), and Data Registers (DR) can be used to test the interconnections of assembled printed circuit boards and obtain manufacturing information on the components. The JTAG Port also provides a means of accessing and controlling design-for-test features such as I/O pin observation and control, scan testing, and debugging.

The JTAG port is comprised of four pins: TCK, TMS, TDI, and TDO. Data is transmitted serially into the controller on TDI and out of the controller on TDO. The interpretation of this data is dependent on the current state of the TAP controller. For detailed information on the operation of the JTAG port and TAP controller, please refer to the *IEEE Standard 1149.1-Test Access Port and Boundary-Scan Architecture*.

The Stellaris® JTAG controller works with the ARM JTAG controller built into the Cortex-M3 core by multiplexing the TDO outputs from both JTAG controllers. ARM JTAG instructions select the ARM TDO output while Stellaris® JTAG instructions select the Stellaris® TDO output. The multiplexer is controlled by the Stellaris® JTAG controller, which has comprehensive programming for the ARM, Stellaris®, and unimplemented JTAG instructions.

The Stellaris[®] JTAG module has the following features:

- IEEE 1149.1-1990 compatible Test Access Port (TAP) controller
- Four-bit Instruction Register (IR) chain for storing JTAG instructions
- IEEE standard instructions: BYPASS, IDCODE, SAMPLE/PRELOAD, EXTEST and INTEST
- ARM additional instructions: APACC, DPACC and ABORT
- Integrated ARM Serial Wire Debug (SWD)
 - Serial Wire JTAG Debug Port (SWJ-DP)
 - Flash Patch and Breakpoint (FPB) unit for implementing breakpoints
 - Data Watchpoint and Trigger (DWT) unit for implementing watchpoints, trigger resources, and system profiling
 - Instrumentation Trace Macrocell (ITM) for support of printf style debugging
 - Trace Port Interface Unit (TPIU) for bridging to a Trace Port Analyzer

See the *ARM*® *Cortex*™-*M3 Technical Reference Manual* for more information on the ARM JTAG controller.

5.1 Block Diagram

TCK
TMS

TAP Controller

Instruction Register (IR)

BYPASS Data Register

Boundary Scan Data Register

IDCODE Data Register

ABORT Data Register

DPACC Data Register

APACC Data Register

Cortex-M3
Debug
Port

Figure 5-1. JTAG Module Block Diagram

5.2 Signal Description

Table 5-1 on page 81 lists the external signals of the JTAG/SWD controller and describes the function of each. The JTAG/SWD controller signals are alternate functions for some GPIO signals, however note that the reset state of the pins is for the JTAG/SWD function. The JTAG/SWD controller signals are under commit protection and require a special process to be configured as GPIOs, see "Commit Control" on page 314. The column in the table below titled "Pin Mux/Pin Assignment" lists the GPIO pin placement for the JTAG/SWD controller signals. The AFSEL bit in the **GPIO Alternate Function Select (GPIOAFSEL)** register (page 330) is set to choose the JTAG/SWD function. The number in parentheses is the encoding that must be programmed into the PMCn field in the **GPIO Port Control (GPIOPCTL)** register (page 347) to assign the JTAG/SWD controller signals to the specified GPIO port pin. For more information on configuring GPIOs, see "General-Purpose Input/Outputs (GPIOs)" on page 308.

Table 5-1. Signals for JTAG_SWD_SWO

| Pin Name | Pin Number | Pin Mux / Pin Assignment | Pin Type | Buffer Type ^a | Description |
|----------|------------|-----------------------------|----------|--------------------------|---------------------|
| SWCLK | 52 | PC0 (3) | 1 | TTL | JTAG/SWD CLK. |
| SWDIO | 51 | PC1 (3) | I/O | TTL | JTAG TMS and SWDIO. |
| SWO | 49 | PC3 (3) | 0 | TTL | JTAG TDO and SWO. |
| TCK | 52 | PC0 (3) | 1 | TTL | JTAG/SWD CLK. |
| TDI | 50 | PC2 (3) | 1 | TTL | JTAG TDI. |
| TDO | 49 | PC3 (3) | 0 | TTL | JTAG TDO and SWO. |

Table 5-1. Signals for JTAG_SWD_SWO (continued)

| Pin Name | Pin Number | Pin Mux / Pin Assignment | • • | Buffer Type ^a | Description |
|----------|------------|-----------------------------|-----|--------------------------|---------------------|
| TMS | 51 | PC1 (3) | 1 | TTL | JTAG TMS and SWDIO. |

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

5.3 Functional Description

A high-level conceptual drawing of the JTAG module is shown in Figure 5-1 on page 81. The JTAG module is composed of the Test Access Port (TAP) controller and serial shift chains with parallel update registers. The TAP controller is a simple state machine controlled by the TCK and TMS inputs. The current state of the TAP controller depends on the sequence of values captured on TMS at the rising edge of TCK. The TAP controller determines when the serial shift chains capture new data, shift data from TDI towards TDO, and update the parallel load registers. The current state of the TAP controller also determines whether the Instruction Register (IR) chain or one of the Data Register (DR) chains is being accessed.

The serial shift chains with parallel load registers are comprised of a single Instruction Register (IR) chain and multiple Data Register (DR) chains. The current instruction loaded in the parallel load register determines which DR chain is captured, shifted, or updated during the sequencing of the TAP controller.

Some instructions, like EXTEST and INTEST, operate on data currently in a DR chain and do not capture, shift, or update any of the chains. Instructions that are not implemented decode to the BYPASS instruction to ensure that the serial path between TDI and TDO is always connected (see Table 5-3 on page 88 for a list of implemented instructions).

See "JTAG and Boundary Scan" on page 960 for JTAG timing diagrams.

Note: Of all the possible reset sources, only Power-On reset (POR) and the assertion of the RST input have any effect on the JTAG module. The pin configurations are reset by both the RST input and POR, whereas the internal JTAG logic is only reset with POR. See "Reset Sources" on page 93 for more information on reset.

5.3.1 JTAG Interface Pins

The JTAG interface consists of four standard pins: TCK, TMS, TDI, and TDO. These pins and their associated state after a power-on reset or reset caused by the RST input are given in Table 5-2. Detailed information on each pin follows. Refer to "General-Purpose Input/Outputs (GPIOs)" on page 308 for information on how to reprogram the configuration of these pins.

Table 5-2. JTAG Port Pins State after Power-On Reset or RST assertion

| Pin Name | Data Direction | Internal Pull-Up | Internal Pull-Down | Drive Strength | Drive Value |
|----------|----------------|------------------|--------------------|----------------|-------------|
| TCK | Input | Enabled | Disabled | N/A | N/A |
| TMS | Input | Enabled | Disabled | N/A | N/A |
| TDI | Input | Enabled | Disabled | N/A | N/A |
| TDO | Output | Enabled | Disabled | 2-mA driver | High-Z |

5.3.1.1 Test Clock Input (TCK)

The TCK pin is the clock for the JTAG module. This clock is provided so the test logic can operate independently of any other system clocks and to ensure that multiple JTAG TAP controllers that are daisy-chained together can synchronously communicate serial test data between components.

During normal operation, TCK is driven by a free-running clock with a nominal 50% duty cycle. When necessary, TCK can be stopped at 0 or 1 for extended periods of time. While TCK is stopped at 0 or 1, the state of the TAP controller does not change and data in the JTAG Instruction and Data Registers is not lost.

By default, the internal pull-up resistor on the ${\tt TCK}$ pin is enabled after reset, assuring that no clocking occurs if the pin is not driven from an external source. The internal pull-up and pull-down resistors can be turned off to save internal power as long as the ${\tt TCK}$ pin is constantly being driven by an external source (see page 336 and page 338).

5.3.1.2 Test Mode Select (TMS)

The TMS pin selects the next state of the JTAG TAP controller. TMS is sampled on the rising edge of TCK. Depending on the current TAP state and the sampled value of TMS, the next state may be entered. Because the TMS pin is sampled on the rising edge of TCK, the *IEEE Standard 1149.1* expects the value on TMS to change on the falling edge of TCK.

Holding TMS high for five consecutive TCK cycles drives the TAP controller state machine to the Test-Logic-Reset state. When the TAP controller enters the Test-Logic-Reset state, the JTAG module and associated registers are reset to their default values. This procedure should be performed to initialize the JTAG controller. The JTAG Test Access Port state machine can be seen in its entirety in Figure 5-2 on page 84.

By default, the internal pull-up resistor on the TMS pin is enabled after reset. Changes to the pull-up resistor settings on GPIO Port C should ensure that the internal pull-up resistor remains enabled on PC1/TMS; otherwise JTAG communication could be lost (see page 336).

5.3.1.3 Test Data Input (TDI)

The TDI pin provides a stream of serial information to the IR chain and the DR chains. TDI is sampled on the rising edge of TCK and, depending on the current TAP state and the current instruction, may present this data to the proper shift register chain. Because the TDI pin is sampled on the rising edge of TCK, the *IEEE Standard 1149.1* expects the value on TDI to change on the falling edge of TCK.

By default, the internal pull-up resistor on the TDI pin is enabled after reset. Changes to the pull-up resistor settings on GPIO Port C should ensure that the internal pull-up resistor remains enabled on PC2/TDI; otherwise JTAG communication could be lost (see page 336).

5.3.1.4 Test Data Output (TDO)

The TDO pin provides an output stream of serial information from the IR chain or the DR chains. The value of TDO depends on the current TAP state, the current instruction, and the data in the chain being accessed. In order to save power when the JTAG port is not being used, the TDO pin is placed in an inactive drive state when not actively shifting out data. Because TDO can be connected to the TDI of another controller in a daisy-chain configuration, the *IEEE Standard 1149.1* expects the value on TDO to change on the falling edge of TCK.

By default, the internal pull-up resistor on the TDO pin is enabled after reset, assuring that the pin remains at a constant logic level when the JTAG port is not being used. The internal pull-up and pull-down resistors can be turned off to save internal power if a High-Z output value is acceptable during certain TAP controller states (see page 336 and page 338).

5.3.2 JTAG TAP Controller

The JTAG TAP controller state machine is shown in Figure 5-2. The TAP controller state machine is reset to the Test-Logic-Reset state on the assertion of a Power-On-Reset (POR). In order to reset

the JTAG module after the microcontroller has been powered on, the TMS input must be held HIGH for five TCK clock cycles, resetting the TAP controller and all associated JTAG chains. Asserting the correct sequence on the TMS pin allows the JTAG module to shift in new instructions, shift in data, or idle during extended testing sequences. For detailed information on the function of the TAP controller and the operations that occur in each state, please refer to *IEEE Standard 1149.1*.




Figure 5-2. Test Access Port State Machine

5.3.3 Shift Registers

The Shift Registers consist of a serial shift register chain and a parallel load register. The serial shift register chain samples specific information during the TAP controller's CAPTURE states and allows this information to be shifted out on TDO during the TAP controller's SHIFT states. While the sampled data is being shifted out of the chain on TDO, new data is being shifted into the serial shift register on TDI. This new data is stored in the parallel load register during the TAP controller's UPDATE states. Each of the shift registers is discussed in detail in "Register Descriptions" on page 87.

5.3.4 Operational Considerations

Certain operational parameters must be considered when using the JTAG module. Because the JTAG pins can be programmed to be GPIOs, board configuration and reset conditions on these pins must be considered. In addition, because the JTAG module has integrated ARM Serial Wire Debug, the method for switching between these two operational modes is described below.

5.3.4.1 GPIO Functionality

When the microcontroller is reset with either a POR or RST, the JTAG/SWD port pins default to their JTAG/SWD configurations. The default configuration includes enabling digital functionality (DEN[3:0] set in the Port C GPIO Digital Enable (GPIODEN) register), enabling the pull-up resistors (PUE[3:0] set in the Port C GPIO Pull-Up Select (GPIOPUR) register), disabling the pull-down resistors (PDE[3:0] cleared in the Port C GPIO Pull-Down Select (GPIOPDR) register) and enabling the alternate hardware function (AFSEL[3:0] set in the Port C GPIO Alternate Function Select (GPIOAFSEL) register) on the JTAG/SWD pins. See page 330, page 336, page 338, and page 341.

It is possible for software to configure these pins as GPIOs after reset by clearing AFSEL[3:0] in the **Port C GPIOAFSEL** register. If the user does not require the JTAG/SWD port for debugging or board-level testing, this provides four more GPIOs for use in the design.

Caution – It is possible to create a software sequence that prevents the debugger from connecting to the Stellaris® microcontroller. If the program code loaded into flash immediately changes the JTAG pins to their GPIO functionality, the debugger may not have enough time to connect and halt the controller before the JTAG pin functionality switches. As a result, the debugger may be locked out of the part. This issue can be avoided with a software routine that restores JTAG functionality based on an external or software trigger.

The GPIO commit control registers provide a layer of protection against accidental programming of critical hardware peripherals. Protection is currently provided for the NMI pin (PB7) and the four JTAG/SWD pins (PC[3:0]). Writes to protected bits of the GPIO Alternate Function Select (GPIOAFSEL) register (see page 330), GPIO Pull Up Select (GPIOPUR) register (see page 336), GPIO Pull-Down Select (GPIOPDR) register (see page 338), and GPIO Digital Enable (GPIODEN) register (see page 341) are not committed to storage unless the GPIO Lock (GPIOLOCK) register (see page 343) has been unlocked and the appropriate bits of the GPIO Commit (GPIOCR) register (see page 344) have been set.

5.3.4.2 Communication with JTAG/SWD

Because the debug clock and the system clock can be running at different frequencies, care must be taken to maintain reliable communication with the JTAG/SWD interface. In the Capture-DR state, the result of the previous transaction, if any, is returned, together with a 3-bit ACK response. Software should check the ACK response to see if the previous operation has completed before initiating a new transaction. Alternatively, if the system clock is at least 8 times faster than the debug clock (TCK or SWCLK), the previous operation has enough time to complete and the ACK bits do not have to be checked.

5.3.4.3 Recovering a "Locked" Microcontroller

Note: Performing the sequence below restores the nonvolatile registers discussed in "Nonvolatile Register Programming" on page 221 to their factory default values. The mass erase of the Flash memory caused by the sequence below occurs prior to the nonvolatile registers being restored.

If software configures any of the JTAG/SWD pins as GPIO and loses the ability to communicate with the debugger, there is a debug sequence that can be used to recover the microcontroller. Performing a total of ten JTAG-to-SWD and SWD-to-JTAG switch sequences while holding the microcontroller in reset mass erases the Flash memory. The sequence to recover the microcontroller is:

1. Assert and hold the \overline{RST} signal.

- 2. Perform steps 1 and 2 of the JTAG-to-SWD switch sequence on the section called "JTAG-to-SWD Switching" on page 86.
- **3.** Perform steps 1 and 2 of the SWD-to-JTAG switch sequence on the section called "SWD-to-JTAG Switching" on page 87.
- **4.** Perform steps 1 and 2 of the JTAG-to-SWD switch sequence.
- **5.** Perform steps 1 and 2 of the SWD-to-JTAG switch sequence.
- **6.** Perform steps 1 and 2 of the JTAG-to-SWD switch sequence.
- 7. Perform steps 1 and 2 of the SWD-to-JTAG switch sequence.
- **8.** Perform steps 1 and 2 of the JTAG-to-SWD switch sequence.
- 9. Perform steps 1 and 2 of the SWD-to-JTAG switch sequence.
- 10. Perform steps 1 and 2 of the JTAG-to-SWD switch sequence.
- 11. Perform steps 1 and 2 of the SWD-to-JTAG switch sequence.
- **12.** Release the \overline{RST} signal.
- 13. Wait 400 ms.
- 14. Power-cycle the microcontroller.

5.3.4.4 ARM Serial Wire Debug (SWD)

In order to seamlessly integrate the ARM Serial Wire Debug (SWD) functionality, a serial-wire debugger must be able to connect to the Cortex-M3 core without having to perform, or have any knowledge of, JTAG cycles. This integration is accomplished with a SWD preamble that is issued before the SWD session begins.

The switching preamble used to enable the SWD interface of the SWJ-DP module starts with the TAP controller in the Test-Logic-Reset state. From here, the preamble sequences the TAP controller through the following states: Run Test Idle, Select DR, Select IR, Test Logic Reset, Test Logic Reset, Run Test Idle, Run Test Idle, Select DR, Select IR, Test Logic Reset, Test Logic Reset, Run Test Idle, Select DR, Select IR, and Test Logic Reset states.

Stepping through this sequence of the TAP state machine enables the SWD interface and disables the JTAG interface. For more information on this operation and the SWD interface, see the *ARM*® *Cortex™-M3 Technical Reference Manual* and the *ARM*® *CoreSight Technical Reference Manual*.

Because this sequence is a valid series of JTAG operations that could be issued, the ARM JTAG TAP controller is not fully compliant to the *IEEE Standard 1149.1*. This instance is the only one where the ARM JTAG TAP controller does not meet full compliance with the specification. Due to the low probability of this sequence occurring during normal operation of the TAP controller, it should not affect normal performance of the JTAG interface.

JTAG-to-SWD Switching

To switch the operating mode of the Debug Access Port (DAP) from JTAG to SWD mode, the external debug hardware must send the switching preamble to the microcontroller. The 16-bit TMS command for switching to SWD mode is defined as b1110.0111.1001.1110, transmitted LSB first.

This command can also be represented as 0xE79E when transmitted LSB first. The complete switch sequence should consist of the following transactions on the TCK/SWCLK and TMS/SWDIO signals:

- 1. Send at least 50 TCK/SWCLK cycles with TMS/SWDIO High to ensure that both JTAG and SWD are in their reset/idle states.
- 2. Send the 16-bit JTAG-to-SWD switch command, 0xE79E, on TMS.
- 3. Send at least 50 TCK/SWCLK cycles with TMS/SWDIO High to ensure that if SWJ-DP was already in SWD mode, the SWD goes into the line reset state before sending the switch sequence.

SWD-to-JTAG Switching

To switch the operating mode of the Debug Access Port (DAP) from SWD to JTAG mode, the external debug hardware must send a switch command to the microcontroller. The 16-bit TMS command for switching to JTAG mode is defined as b1110.0111.0011.1100, transmitted LSB first. This command can also be represented as 0xE73C when transmitted LSB first. The complete switch sequence should consist of the following transactions on the TCK/SWCLK and TMS/SWDIO signals:

- 1. Send at least 50 TCK/SWCLK cycles with TMS/SWDIO High to ensure that both JTAG and SWD are in their reset/idle states.
- 2. Send the 16-bit SWD-to-JTAG switch command, 0xE73C, on TMS.
- 3. Send at least 50 TCK/SWCLK cycles with TMS/SWDIO High to ensure that if SWJ-DP was already in JTAG mode, the JTAG goes into the Test Logic Reset state before sending the switch sequence.

5.4 Initialization and Configuration

After a Power-On-Reset or an external reset (\overline{RST}), the JTAG pins are automatically configured for JTAG communication. No user-defined initialization or configuration is needed. However, if the user application changes these pins to their GPIO function, they must be configured back to their JTAG functionality before JTAG communication can be restored. To return the pins to their JTAG functions, enable the four JTAG pins (PC[3:0]) for their alternate function using the **GPIOAFSEL** register. In addition to enabling the alternate functions, any other changes to the GPIO pad configurations on the four JTAG pins (PC[3:0]) should be returned to their default settings.

5.5 Register Descriptions

The registers in the JTAG TAP Controller or Shift Register chains are not memory mapped and are not accessible through the on-chip Advanced Peripheral Bus (APB). Instead, the registers within the JTAG controller are all accessed serially through the TAP Controller. These registers include the Instruction Register and the six Data Registers.

5.5.1 Instruction Register (IR)

The JTAG TAP Instruction Register (IR) is a four-bit serial scan chain connected between the JTAG TDI and TDO pins with a parallel load register. When the TAP Controller is placed in the correct states, bits can be shifted into the IR. Once these bits have been shifted into the chain and updated, they are interpreted as the current instruction. The decode of the IR bits is shown in Table 5-3. A detailed explanation of each instruction, along with its associated Data Register, follows.

Table 5-3. JTAG Instruction Register Commands

| IR[3:0] | Instruction | Description |
|------------|------------------|--|
| 0x0 | EXTEST | Drives the values preloaded into the Boundary Scan Chain by the SAMPLE/PRELOAD instruction onto the pads. |
| 0x1 | INTEST | Drives the values preloaded into the Boundary Scan Chain by the SAMPLE/PRELOAD instruction into the controller. |
| 0x2 | SAMPLE / PRELOAD | Captures the current I/O values and shifts the sampled values out of the Boundary Scan Chain while new preload data is shifted in. |
| 0x8 | ABORT | Shifts data into the ARM Debug Port Abort Register. |
| 0xA | DPACC | Shifts data into and out of the ARM DP Access Register. |
| 0xB | APACC | Shifts data into and out of the ARM AC Access Register. |
| 0xE | IDCODE | Loads manufacturing information defined by the <i>IEEE Standard 1149.1</i> into the IDCODE chain and shifts it out. |
| 0xF | BYPASS | Connects TDI to TDO through a single Shift Register chain. |
| All Others | Reserved | Defaults to the BYPASS instruction to ensure that \mathtt{TDI} is always connected to \mathtt{TDO} . |

5.5.1.1 EXTEST Instruction

The EXTEST instruction is not associated with its own Data Register chain. Instead, the EXTEST instruction uses the data that has been preloaded into the Boundary Scan Data Register using the SAMPLE/PRELOAD instruction. When the EXTEST instruction is present in the Instruction Register, the preloaded data in the Boundary Scan Data Register associated with the outputs and output enables are used to drive the GPIO pads rather than the signals coming from the core. With tests that drive known values out of the controller, this instruction can be used to verify connectivity. While the EXTEST instruction is present in the Instruction Register, the Boundary Scan Data Register can be accessed to sample and shift out the current data and load new data into the Boundary Scan Data Register.

5.5.1.2 INTEST Instruction

The INTEST instruction is not associated with its own Data Register chain. Instead, the INTEST instruction uses the data that has been preloaded into the Boundary Scan Data Register using the SAMPLE/PRELOAD instruction. When the INTEST instruction is present in the Instruction Register, the preloaded data in the Boundary Scan Data Register associated with the inputs are used to drive the signals going into the core rather than the signals coming from the GPIO pads. With tests that drive known values into the controller, this instruction can be used for testing. It is important to note that although the RST input pin is on the Boundary Scan Data Register chain, it is only observable. While the INTEST instruction is present in the Instruction Register, the Boundary Scan Data Register can be accessed to sample and shift out the current data and load new data into the Boundary Scan Data Register.

5.5.1.3 SAMPLE/PRELOAD Instruction

The SAMPLE/PRELOAD instruction connects the Boundary Scan Data Register chain between TDI and TDO. This instruction samples the current state of the pad pins for observation and preloads new test data. Each GPIO pad has an associated input, output, and output enable signal. When the TAP controller enters the Capture DR state during this instruction, the input, output, and output-enable signals to each of the GPIO pads are captured. These samples are serially shifted out on TDO while the TAP controller is in the Shift DR state and can be used for observation or comparison in various tests.

While these samples of the inputs, outputs, and output enables are being shifted out of the Boundary Scan Data Register, new data is being shifted into the Boundary Scan Data Register from TDI. Once the new data has been shifted into the Boundary Scan Data Register, the data is saved in the parallel load registers when the TAP controller enters the Update DR state. This update of the parallel load register preloads data into the Boundary Scan Data Register that is associated with each input, output, and output enable. This preloaded data can be used with the EXTEST and INTEST instructions to drive data into or out of the controller. See "Boundary Scan Data Register" on page 90 for more information.

5.5.1.4 ABORT Instruction

The ABORT instruction connects the associated ABORT Data Register chain between TDI and TDO. This instruction provides read and write access to the ABORT Register of the ARM Debug Access Port (DAP). Shifting the proper data into this Data Register clears various error bits or initiates a DAP abort of a previous request. See the "ABORT Data Register" on page 91 for more information.

5.5.1.5 DPACC Instruction

The DPACC instruction connects the associated DPACC Data Register chain between TDI and TDO. This instruction provides read and write access to the DPACC Register of the ARM Debug Access Port (DAP). Shifting the proper data into this register and reading the data output from this register allows read and write access to the ARM debug and status registers. See "DPACC Data Register" on page 91 for more information.

5.5.1.6 APACC Instruction

The APACC instruction connects the associated APACC Data Register chain between TDI and TDO. This instruction provides read and write access to the APACC Register of the ARM Debug Access Port (DAP). Shifting the proper data into this register and reading the data output from this register allows read and write access to internal components and buses through the Debug Port. See "APACC Data Register" on page 91 for more information.

5.5.1.7 IDCODE Instruction

The IDCODE instruction connects the associated IDCODE Data Register chain between TDI and TDO. This instruction provides information on the manufacturer, part number, and version of the ARM core. This information can be used by testing equipment and debuggers to automatically configure input and output data streams. IDCODE is the default instruction loaded into the JTAG Instruction Register when a Power-On-Reset (POR) is asserted, or the Test-Logic-Reset state is entered. See "IDCODE Data Register" on page 90 for more information.

5.5.1.8 BYPASS Instruction

The BYPASS instruction connects the associated BYPASS Data Register chain between <code>TDI</code> and <code>TDO</code>. This instruction is used to create a minimum length serial path between the <code>TDI</code> and <code>TDO</code> ports. The BYPASS Data Register is a single-bit shift register. This instruction improves test efficiency by allowing components that are not needed for a specific test to be bypassed in the JTAG scan chain by loading them with the BYPASS instruction. See "BYPASS Data Register" on page 90 for more information.

5.5.2 Data Registers

The JTAG module contains six Data Registers. These serial Data Register chains include: IDCODE, BYPASS, Boundary Scan, APACC, DPACC, and ABORT and are discussed in the following sections.

5.5.2.1 IDCODE Data Register

The format for the 32-bit IDCODE Data Register defined by the *IEEE Standard 1149.1* is shown in Figure 5-3. The standard requires that every JTAG-compliant microcontroller implement either the IDCODE instruction or the BYPASS instruction as the default instruction. The LSB of the IDCODE Data Register is defined to be a 1 to distinguish it from the BYPASS instruction, which has an LSB of 0. This definition allows auto-configuration test tools to determine which instruction is the default instruction.

The major uses of the JTAG port are for manufacturer testing of component assembly and program development and debug. To facilitate the use of auto-configuration debug tools, the IDCODE instruction outputs a value of 0x4BA0.0477. This value allows the debuggers to automatically configure themselves to work correctly with the Cortex-M3 during debug.

Figure 5-3. IDCODE Register Format



5.5.2.2 BYPASS Data Register

The format for the 1-bit BYPASS Data Register defined by the *IEEE Standard 1149.1* is shown in Figure 5-4. The standard requires that every JTAG-compliant microcontroller implement either the BYPASS instruction or the IDCODE instruction as the default instruction. The LSB of the BYPASS Data Register is defined to be a 0 to distinguish it from the IDCODE instruction, which has an LSB of 1. This definition allows auto-configuration test tools to determine which instruction is the default instruction.


Figure 5-4. BYPASS Register Format

5.5.2.3 Boundary Scan Data Register

The format of the Boundary Scan Data Register is shown in Figure 5-5. Each GPIO pin, starting with a GPIO pin next to the JTAG port pins, is included in the Boundary Scan Data Register. Each GPIO pin has three associated digital signals that are included in the chain. These signals are input, output, and output enable, and are arranged in that order as shown in the figure.

When the Boundary Scan Data Register is accessed with the SAMPLE/PRELOAD instruction, the input, output, and output enable from each digital pad are sampled and then shifted out of the chain to be verified. The sampling of these values occurs on the rising edge of TCK in the Capture DR state of the TAP controller. While the sampled data is being shifted out of the Boundary Scan chain in the Shift DR state of the TAP controller, new data can be preloaded into the chain for use with the EXTEST and INTEST instructions. The EXTEST instruction forces data out of the controller, and the INTEST instruction forces data into the controller.

Figure 5-5. Boundary Scan Register Format



5.5.2.4 APACC Data Register

The format for the 35-bit APACC Data Register defined by ARM is described in the *ARM*® *Cortex*™-*M3 Technical Reference Manual*.

5.5.2.5 DPACC Data Register

The format for the 35-bit DPACC Data Register defined by ARM is described in the *ARM*® *Cortex*™-*M3 Technical Reference Manual*.

5.5.2.6 ABORT Data Register

The format for the 35-bit ABORT Data Register defined by ARM is described in the *ARM*® *Cortex*™-*M3 Technical Reference Manual*.

6 System Control

System control configures the overall operation of the device and provides information about the device. Configurable features include reset control, NMI operation, power control, clock control, and low-power modes.

6.1 Signal Description

Table 6-1 on page 92 lists the external signals of the System Control module and describes the function of each. The NMI signal is the alternate function for the GPIO PB7 signal and functions as a GPIO after reset. PB7 is under commit protection and requires a special process to be configured as the NMI signal or to subsequently return to the GPIO function, see "Commit Control" on page 314. The column in the table below titled "Pin Mux/Pin Assignment" lists the GPIO pin placement for the NMI signal. The AFSEL bit in the **GPIO Alternate Function Select (GPIOAFSEL)** register (page 330) should be set to choose the NMI function. The number in parentheses is the encoding that must be programmed into the PMCn field in the **GPIO Port Control (GPIOPCTL)** register (page 347) to assign the NMI signal to the specified GPIO port pin. For more information on configuring GPIOs, see "General-Purpose Input/Outputs (GPIOs)" on page 308. The remaining signals (with the word "fixed" in the Pin Mux/Pin Assignment column) have a fixed pin assignment and function.

Table 6-1. Signals for System Control & Clocks

| Pin Name | Pin Number | Pin Mux / Pin Assignment | Pin Type | Buffer Type ^a | Description |
|----------|------------|-----------------------------|----------|--------------------------|---|
| NMI | 55 | PB7 (4) | I | TTL | Non-maskable interrupt. |
| osc0 | 30 | fixed | I | Analog | Main oscillator crystal input or an external clock reference input. |
| OSC1 | 31 | fixed | 0 | Analog | Main oscillator crystal output. |
| RST | 40 | fixed | I | TTL | System reset input. |

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

6.2 Functional Description

The System Control module provides the following capabilities:

- Device identification, see "Device Identification" on page 92
- Local control, such as reset (see "Reset Control" on page 92), power (see "Power Control" on page 97) and clock control (see "Clock Control" on page 98)
- System control (Run, Sleep, and Deep-Sleep modes), see "System Control" on page 105

6.2.1 Device Identification

Several read-only registers provide software with information on the microcontroller, such as version, part number, SRAM size, Flash memory size, and other features. See the **DID0** (page 108), **DID1** (page 136), **DC0-DC9** (page 138) and **NVMSTAT** (page 160) registers.

6.2.2 Reset Control

This section discusses aspects of hardware functions during reset as well as system software requirements following the reset sequence.

6.2.2.1 Reset Sources

The LM3S5P56 microcontroller has six sources of reset:

- 1. Power-on reset (POR) (see page 93).
- 2. External reset input pin (RST) assertion (see page 94).
- 3. Internal brown-out (BOR) detector (see page 95).
- **4.** Software-initiated reset (with the software reset registers) (see page 95).
- **5.** A watchdog timer reset condition violation (see page 96).
- **6.** MOSC failure (see page 97).

Table 6-2 provides a summary of results of the various reset operations.

Table 6-2. Reset Sources

| Reset Source | Core Reset? | JTAG Reset? | On-Chip Peripherals Reset? |
|--------------------|------------------|-----------------|----------------------------|
| Power-On Reset | Yes | Yes | Yes |
| RST | Yes | Pin Config Only | Yes |
| Brown-Out Reset | Yes | No | Yes |
| Software Reset | Yes ^a | No | Yes ^b |
| Watchdog Reset | Yes | No | Yes |
| MOSC Failure Reset | Yes | No | Yes |

a. By using the SYSRESETREQ bit in the ARM Cortex-M3 Application Interrupt and Reset Control register

After a reset, the **Reset Cause (RESC)** register is set with the reset cause. The bits in this register are sticky and maintain their state across multiple reset sequences, except when an internal POR is the cause, in which case, all the bits in the **RESC** register are cleared except for the POR indicator. A bit in the **RESC** register can be cleared by writing a 0.

6.2.2.2 Power-On Reset (POR)

Note: The power-on reset also resets the JTAG controller. An external reset does not.

The internal Power-On Reset (POR) circuit monitors the power supply voltage (V_{DD}) and generates a reset signal to all of the internal logic including JTAG when the power supply ramp reaches a threshold value (V_{TH}). The microcontroller must be operating within the specified operating parameters when the on-chip power-on reset pulse is complete. The 3.3-V power supply to the microcontroller must reach 3.0 V within 10 msec of V_{DD} crossing 2.0 V to guarantee proper operation. For applications that require the use of an external reset signal to hold the microcontroller in reset longer than the internal POR, the $\overline{\mbox{RST}}$ input may be used as discussed in "External $\overline{\mbox{RST}}$ Pin" on page 94.

The Power-On Reset sequence is as follows:

- 1. The microcontroller waits for internal POR to go inactive.
- 2. The internal reset is released and the core loads from memory the initial stack pointer, the initial program counter, and the first instruction designated by the program counter, and then begins execution.


b. Programmable on a module-by-module basis using the Software Reset Control Registers.

The internal POR is only active on the initial power-up of the microcontroller. The Power-On Reset timing is shown in Figure 25-5 on page 962.

6.2.2.3 External RST Pin

If the application only uses the internal POR circuit, the $\overline{\text{RST}}$ input must be connected to the power supply (V_{DD}) through an optional pull-up resistor (0 to 10K Ω) as shown in Figure 6-1 on page 94.

Figure 6-1. Basic RST Configuration




 R_{PIJ} = 0 to 100 k Ω

The external reset pin (RST) resets the microcontroller including the core and all the on-chip peripherals except the JTAG TAP controller (see "JTAG Interface" on page 80). The external reset sequence is as follows:

- 1. The external reset pin (\overline{RST}) is asserted for the duration specified by T_{MIN} and then de-asserted (see "Reset" on page 961).
- 2. The internal reset is released and the core loads from memory the initial stack pointer, the initial program counter, and the first instruction designated by the program counter, and then begins execution.

To improve noise immunity and/or to delay reset at power up, the RST input may be connected to an RC network as shown in Figure 6-2 on page 94.

Figure 6-2. External Circuitry to Extend Power-On Reset




 $R_{PU} = 1 k\Omega$ to 100 $k\Omega$

 $C_1 = 1 \text{ nF to } 10 \mu\text{F}$

If the application requires the use of an external reset switch, Figure 6-3 on page 95 shows the proper circuitry to use.

Figure 6-3. Reset Circuit Controlled by Switch



Typical R_{PU} = 10 $k\Omega$

Typical $R_S = 470 \Omega$

 $C_1 = 10 \text{ nF}$

The R_{PLL} and C_1 components define the power-on delay.

The external reset timing is shown in Figure 25-4 on page 961.

6.2.2.4 Brown-Out Reset (BOR)

The microcontroller provides a brown-out detection circuit that triggers if the power supply (V_{DD}) drops below a brown-out threshold voltage (V_{BTH}) . If a brown-out condition is detected, the system may generate an interrupt or a system reset. Brown-out resets are controlled with the **Power-On and Brown-Out Reset Control (PBORCTL)** register. The BORIOR bit in the **PBORCTL** register must be set for a brown-out condition to trigger a reset; if BORIOR is clear, an interrupt is generated. The default condition is to generate an interrupt, so BOR must be enabled. When a Brown-out condition occurs during a Flash PROGRAM or ERASE operation, a full system reset is always triggered without regard to the setting in the **PBORCTL** register.

The result of a brown-out reset is equivalent to that of an assertion of the external $\overline{\mathtt{RST}}$ input, and the reset is held active until the proper V_{DD} level is restored. The **RESC** register can be examined in the reset interrupt handler to determine if a Brown-Out condition was the cause of the reset, thus allowing software to determine what actions are required to recover.

The internal Brown-Out Reset timing is shown in Figure 25-6 on page 962.

6.2.2.5 Software Reset

Software can reset a specific peripheral or generate a reset to the entire microcontroller.

Peripherals can be individually reset by software via three registers that control reset signals to each on-chip peripheral (see the **SRCRn** registers, page 184). If the bit position corresponding to a peripheral is set and subsequently cleared, the peripheral is reset. The encoding of the reset registers is consistent with the encoding of the clock gating control for peripherals and on-chip functions (see "System Control" on page 105).

The entire microcontroller including the core can be reset by software by setting the SYSRESETREQ bit in the Cortex-M3 Application Interrupt and Reset Control register. The software-initiated system reset sequence is as follows:

 A software microcontroller reset is initiated by setting the SYSRESETREQ bit in the ARM Cortex-M3 Application Interrupt and Reset Control register.

- 2. An internal reset is asserted.
- **3.** The internal reset is deasserted and the microcontroller loads from memory the initial stack pointer, the initial program counter, and the first instruction designated by the program counter, and then begins execution.

The software-initiated system reset timing is shown in Figure 25-7 on page 962.

6.2.2.6 Watchdog Timer Reset

The Watchdog Timer module's function is to prevent system hangs. The LM3S5P56 microcontroller has two Watchdog Timer modules in case one watchdog clock source fails. One watchdog is run off the system clock and the other is run off the Precision Internal Oscillator (PIOSC). Each module operates in the same manner except that because the PIOSC watchdog timer module is in a different clock domain, register accesses must have a time delay between them. The watchdog timer can be configured to generate an interrupt to the microcontroller on its first time-out and to generate a reset on its second time-out.

After the watchdog's first time-out event, the 32-bit watchdog counter is reloaded with the value of the **Watchdog Timer Load (WDTLOAD)** register and resumes counting down from that value. If the timer counts down to zero again before the first time-out interrupt is cleared, and the reset signal has been enabled, the watchdog timer asserts its reset signal to the microcontroller. The watchdog timer reset sequence is as follows:

- 1. The watchdog timer times out for the second time without being serviced.
- 2. An internal reset is asserted.
- 3. The internal reset is released and the microcontroller loads from memory the initial stack pointer, the initial program counter, and the first instruction designated by the program counter, and then begins execution.

For more information on the Watchdog Timer module, see "Watchdog Timers" on page 404.

The watchdog reset timing is shown in Figure 25-8 on page 962.

6.2.3 Non-Maskable Interrupt

The microcontroller has three sources of non-maskable interrupt (NMI):

- The assertion of the NMI signal
- A main oscillator verification error
- The NMISET bit in the Interrupt Control and Status (ICSR) register in the Cortex-M3.

Software must check the cause of the interrupt in order to distinguish among the sources.

6.2.3.1 NMI Pin

The alternate function to GPIO port pin B7 is an NMI signal. The alternate function must be enabled in the GPIO for the signal to be used as an interrupt, as described in "General-Purpose Input/Outputs (GPIOs)" on page 308. Note that enabling the NMI alternate function requires the use of the GPIO lock and commit function just like the GPIO port pins associated with JTAG/SWD functionality, see page 344. The active sense of the NMI signal is High; asserting the enabled NMI signal above V_{IH} initiates the NMI interrupt sequence.

6.2.3.2 Main Oscillator Verification Failure

The LM3S5P56 microcontroller provides a main oscillator verification circuit that generates an error condition if the oscillator is running too fast or two slow. The main oscillator verification circuit can be programmed to generate a reset event, at which time a Power-on Reset is generated and control is transferred to the NMI handler. The NMI handler is used to address the main oscillator verification failure because the necessary code can be removed from the general reset handler, speeding up reset processing. The detection circuit is enabled by setting the CVAL bit in the **Main Oscillator Control (MOSCCTL)** register. The main oscillator verification error is indicated in the main oscillator fail status (MOSCFAIL) bit in the **Reset Cause (RESC)** register. The main oscillator verification circuit action is described in more detail in "Main Oscillator Verification Circuit" on page 104.

6.2.4 Power Control

The Stellaris[®] microcontroller provides an integrated LDO regulator that is used to provide power to the majority of the microcontroller's internal logic. For power reduction, a non-programmable LDO may be used to scale the microcontroller's 3.3 V input voltage to 1.2V. The voltage output has a minimum voltage of 1.08 V and a maximum of 1.35 V. The LDO delivers up to 60 ma.

Figure 6-4 shows the power architecture.

Note: On the printed circuit board, use the LDO output as the source of VDDC input. In addition, the LDO requires decoupling capacitors. See "On-Chip Low Drop-Out (LDO) Regulator Characteristics" on page 955.




Figure 6-4. Power Architecture

6.2.5 Clock Control

System control determines the control of clocks in this part.

6.2.5.1 Fundamental Clock Sources

There are multiple clock sources for use in the microcontroller:

- Precision Internal Oscillator (PIOSC). The precision internal oscillator is an on-chip clock source that is the clock source the microcontroller uses during and following POR. It does not require the use of any external components and provides a clock that is 16 MHz ±1% at room temperature and ±3% across temperature. The PIOSC allows for a reduced system cost in applications that require an accurate clock source. If the main oscillator is required, software must enable the main oscillator following reset and allow the main oscillator to stabilize before changing the clock reference. If the Hibernation Module clock source is a 32.768-kHz oscillator, the precision internal oscillator can be trimmed by software based on a reference clock for increased accuracy.
- Main Oscillator (MOSC). The main oscillator provides a frequency-accurate clock source by one of two means: an external single-ended clock source is connected to the OSCO input pin, or an external crystal is connected across the OSCO input and OSCI output pins. If the PLL is being used, the crystal value must be one of the supported frequencies between 3.579545 MHz through

16.384 MHz (inclusive). If the PLL is not being used, the crystal may be any one of the supported frequencies between 1 MHz and 16.384 MHz. The single-ended clock source range is from DC through the specified speed of the microcontroller. The supported crystals are listed in the \mathtt{XTAL} bit field in the **RCC** register (see page 119). Note that the MOSC must have a clock source for the USB PLL.

- Internal 30-kHz Oscillator. The internal 30-kHz oscillator provides an operational frequency of 30 kHz ± 50%. It is intended for use during Deep-Sleep power-saving modes. This power-savings mode benefits from reduced internal switching and also allows the MOSC and PIOSC to be powered down.
- **Hibernation Module Clock Source.** The Hibernation module can be clocked in one of two ways. The first way is a 4.194304-MHz crystal connected to the xosc0 and xosc1 pins. This clock signal is divided by 128 internally to produce the 32.768-kHz clock reference. The second way is a 32.768-kHz oscillator connected to the xosc0 pin. The clock source for the Hibernation module can be used for the system clock, thus eliminating the need for an additional crystal or oscillator. In addition, a 4.194304-MHz crystal can also be a source for the PLL. The Hibernation module clock source is intended to provide the system with a real-time clock source and may also provide an accurate source of Deep-Sleep or Hibernate mode power savings.

The internal system clock (SysClk), is derived from any of the above sources plus two others: the output of the main internal PLL and the precision internal oscillator divided by four (4 MHz \pm 1%). The frequency of the PLL clock reference must be in the range of 3.579545 MHz to 16.384 MHz (inclusive). Table 6-3 on page 99 shows how the various clock sources can be used in a system.

Clock Source Drive PLL? Used as SysClk? Precision Internal Oscillator Yes BYPASS = 0, OSCSRC = Yes BYPASS = 1, OSCSRC = 0x10x1 Precision Internal Oscillator divide Nο BYPASS = 1 Yes BYPASS = 1, OSCSRC = 0x2by 4 (4 MHz ± 1%) Main Oscillator Yes BYPASS = 0, OSCSRC = Yes BYPASS = 1, OSCSRC = 0x00x0 Internal 30-kHz Oscillator No BYPASS = 1 BYPASS = 1, OSCSRC = 0x3Yes Hibernation Module 4.194304-MHz Yes BYPASS = 0, OSCSRC2 =BYPASS = 1, OSCSRC2 = 0x6Yes Crystal 0x7 Hibernation Module 32.768-kHz No BYPASS = 1 Yes BYPASS = 1, OSCSRC2 = 0x7Oscillator

Table 6-3. Clock Source Options

6.2.5.2 Clock Configuration

The Run-Mode Clock Configuration (RCC) and Run-Mode Clock Configuration 2 (RCC2) registers provide control for the system clock. The RCC2 register is provided to extend fields that offer additional encodings over the RCC register. When used, the RCC2 register field values are used by the logic over the corresponding field in the RCC register. In particular, RCC2 provides for a larger assortment of clock configuration options. These registers control the following clock functionality:


- Source of clocks in sleep and deep-sleep modes
- System clock derived from PLL or other clock source
- Enabling/disabling of oscillators and PLL

- Clock divisors
- Crystal input selection

Figure 6-5 shows the logic for the main clock tree. The peripheral blocks are driven by the system clock signal and can be individually enabled/disabled. The ADC clock signal is automatically divided down to 16 MHz for proper ADC operation. The PWM clock signal is a synchronous divide of the system clock to provide the PWM circuit with more range (set with PWMDIV in **RCC**).

Note: When the ADC module is in operation, the system clock must be at least 16 MHz.

Figure 6-5. Main Clock Tree



Note: The figure above shows all features available on all Stellaris® Tempest-class microcontrollers.

e. Control provided by RCC register SYSDIV field, RCC2 register SYSDIV2 field if overridden with USERCC2 bit, or

[SYSDIV2,SYSDIV2LSB] if both USERCC2 and DIV400 bits are set.

f. Only a 4.194304-Mhz crystal can be used to drive the PLL.

In the RCC register, the SYSDIV field specifies which divisor is used to generate the system clock from either the PLL output or the oscillator source (depending on how the BYPASS bit in this register is configured). When using the PLL, the VCO frequency of 400 MHz is predivided by 2 before the divisor is applied. Table 6-4 shows how the SYSDIV encoding affects the system clock frequency, depending on whether the PLL is used (BYPASS=0) or another clock source is used (BYPASS=1). The divisor is equivalent to the SYSDIV encoding plus 1. For a list of possible clock sources, see Table 6-3 on page 99.

Table 6-4. Possible System Clock Frequencies Using the SYSDIV Field

| SYSDIV | Divisor | Frequency (BYPASS=0) | Frequency (BYPASS=1) | StellarisWare Parameter ^a |
|--------|---------|----------------------|---------------------------|--------------------------------------|
| 0x0 | /1 | reserved | Clock source frequency | SYSCTL_SYSDIV_1 |
| 0x1 | /2 | reserved | Clock source frequency/2 | SYSCTL_SYSDIV_2 |
| 0x2 | /3 | 66.67 MHz | Clock source frequency/3 | SYSCTL_SYSDIV_3 |
| 0x3 | /4 | 50 MHz | Clock source frequency/4 | SYSCTL_SYSDIV_4 |
| 0x4 | /5 | 40 MHz | Clock source frequency/5 | SYSCTL_SYSDIV_5 |
| 0x5 | /6 | 33.33 MHz | Clock source frequency/6 | SYSCTL_SYSDIV_6 |
| 0x6 | /7 | 28.57 MHz | Clock source frequency/7 | SYSCTL_SYSDIV_7 |
| 0x7 | /8 | 25 MHz | Clock source frequency/8 | SYSCTL_SYSDIV_8 |
| 0x8 | /9 | 22.22 MHz | Clock source frequency/9 | SYSCTL_SYSDIV_9 |
| 0x9 | /10 | 20 MHz | Clock source frequency/10 | SYSCTL_SYSDIV_10 |
| 0xA | /11 | 18.18 MHz | Clock source frequency/11 | SYSCTL_SYSDIV_11 |
| 0xB | /12 | 16.67 MHz | Clock source frequency/12 | SYSCTL_SYSDIV_12 |
| 0xC | /13 | 15.38 MHz | Clock source frequency/13 | SYSCTL_SYSDIV_13 |
| 0xD | /14 | 14.29 MHz | Clock source frequency/14 | SYSCTL_SYSDIV_14 |
| 0xE | /15 | 13.33 MHz | Clock source frequency/15 | SYSCTL_SYSDIV_15 |
| 0xF | /16 | 12.5 MHz (default) | Clock source frequency/16 | SYSCTL_SYSDIV_16 |

a. This parameter is used in functions such as SysCtlClockSet() in the Stellaris Peripheral Driver Library.

The SYSDIV2 field in the **RCC2** register is 2 bits wider than the SYSDIV field in the **RCC** register so that additional larger divisors up to /64 are possible, allowing a lower system clock frequency for improved Deep Sleep power consumption. When using the PLL, the VCO frequency of 400 MHz is predivided by 2 before the divisor is applied. The divisor is equivalent to the SYSDIV2 encoding plus 1. Table 6-5 shows how the SYSDIV2 encoding affects the system clock frequency, depending on whether the PLL is used (BYPASS2=0) or another clock source is used (BYPASS2=1). For a list of possible clock sources, see Table 6-3 on page 99.

Table 6-5. Examples of Possible System Clock Frequencies Using the SYSDIV2 Field

| SYSDIV2 | Divisor | Frequency (BYPASS2=0) | Frequency (BYPASS2=1) | StellarisWare Parameter ^a |
|---------|---------|-----------------------|---------------------------|--------------------------------------|
| 0x00 | /1 | reserved | Clock source frequency | SYSCTL_SYSDIV_1 |
| 0x01 | /2 | reserved | Clock source frequency/2 | SYSCTL_SYSDIV_2 |
| 0x02 | /3 | 66.67 MHz | Clock source frequency/3 | SYSCTL_SYSDIV_3 |
| 0x03 | /4 | 50 MHz | Clock source frequency/4 | SYSCTL_SYSDIV_4 |
| | | | | |
| 0x09 | /10 | 20 MHz | Clock source frequency/10 | SYSCTL_SYSDIV_10 |
| | ••• | | | |

Table 6-5. Examples of Possible System Clock Frequencies Using the SYSDIV2 Field (continued)

| SYSDIV2 | Divisor | Frequency (BYPASS2=0) | Frequency (BYPASS2=1) | StellarisWare Parameter ^a |
|---------|---------|--------------------------|---------------------------|--------------------------------------|
| 0x3F | /64 | 3.125 MHz | Clock source frequency/64 | SYSCTL_SYSDIV_64 |

a. This parameter is used in functions such as SysCtlClockSet() in the Stellaris Peripheral Driver Library.

To allow for additional frequency choices when using the PLL, the DIV400 bit is provided along with the SYSDIV2LSB bit. When the DIV400 bit is set, bit 22 becomes the LSB for SYSDIV2. In this situation, the divisor is equivalent to the (SYSDIV2 encoding with SYSDIV2LSB appended) plus one. When the DIV400 bit is clear, SYSDIV2LSB is ignored, and the system clock frequency is determined as shown in Table 6-5 on page 101. Care must be taken when using these frequency choices with StellarisWare DriverLib API functions, see Table 6-6.

Table 6-6. Examples of Possible System Clock Frequencies with DIV400=1

| SYSDIV2 | SYSDIV2LSB | Divisor | Frequency (BYPASS2=0) ^a | StellarisWare Parameter ^b |
|---------|------------|---------|------------------------------------|--------------------------------------|
| 0x00 | reserved | /2 | reserved | - |
| 0x01 | 0 | /3 | reserved | - |
| | 1 | /4 | reserved | - |
| 0x02 | 0 | /5 | 80 MHz | SYSCTL_SYSDIV_2_5 |
| | 1 | /6 | 66.67 MHz | SYSCTL_SYSDIV_3 |
| 0x03 | 0 | /7 | reserved | - |
| | 1 | /8 | 50 MHz | SYSCTL_SYSDIV_4 |
| 0x04 | 0 | /9 | 44.44 MHz | SYSCTL_SYSDIV_4_5 |
| | 1 | /10 | 40 MHz | SYSCTL_SYSDIV_5 |
| | | ••• | | |
| 0x3F | 0 | /127 | 3.15 MHz | SYSCTL_SYSDIV_63_5 |
| | 1 | /128 | 3.125 MHz | SYSCTL_SYSDIV_64 |

a. Note that DIV400 and SYSDIV2LSB are only valid when BYPASS2=0.

6.2.5.3 Precision Internal Oscillator Operation (PIOSC)

The microcontroller powers up with the PIOSC running. If another clock source is desired, the PIOSC can be powered down by setting the IOSCDIS bit in the RCC register.

The PIOSC generates a 16 MHz clock with a $\pm 1\%$ accuracy at room temperatures. Across the extended temperature range, the accuracy is $\pm 3\%$. At the factory, the PIOSC is set to 16 MHz at room temperature, however, the frequency can be trimmed for other voltage or temperature conditions using software in one of three ways:

- Default calibration: clear the UTEN bit and set the UPDATE bit in the Precision Internal Oscillator Calibration (PIOSCCAL) register.
- User-defined calibration: The user can program the UT value to adjust the PIOSC frequency. As the UT value increases, the generated period increases. To commit a new UT value, first set the UTEN bit, then program the UT field, and then set the UPDATE bit. The adjustment finishes within a few clock periods and is glitch free.

b. This parameter is used in functions such as SysCtlClockSet() in the Stellaris Peripheral Driver Library.

■ Automatic calibration using the enable 32.768-kHz oscillator from the Hibernation module: set the CAL bit; the results of the calibration are shown in the RESULT field in the **Precision Internal Oscillator Statistic (PIOSCSTAT)** register. After calibration is complete, the PIOSC is trimmed using trimmed value returned in the CT field.

6.2.5.4 Crystal Configuration for the Main Oscillator (MOSC)

The main oscillator supports the use of a select number of crystals. If the main oscillator is used by the PLL as a reference clock, the supported range of crystals is 3.579545 to 16.384 MHz, otherwise, the range of supported crystals is 1 to 16.384 MHz.

The XTAL bit in the **RCC** register (see page 119) describes the available crystal choices and default programming values.

Software configures the **RCC** register XTAL field with the crystal number. If the PLL is used in the design, the XTAL field value is internally translated to the PLL settings.

6.2.5.5 Main PLL Frequency Configuration

The main PLL is disabled by default during power-on reset and is enabled later by software if required. Software specifies the output divisor to set the system clock frequency and enables the main PLL to drive the output. The PLL operates at 400 MHz, but is divided by two prior to the application of the output divisor. Table 25-10 on page 958 shows the actual PLL frequency and error for a given crystal choice.

To configure the PIOSC to be the clock source for the main PLL, program the OSCRC2 field in the Run-Mode Clock Configuration 2 (RCC2) register to be 0x1.

If the main oscillator provides the clock reference to the main PLL, the translation provided by hardware and used to program the PLL is available for software in the **XTAL to PLL Translation** (**PLLCFG**) register (see page 124). The internal translation provides a translation within \pm 1% of the targeted PLL VCO frequency.

To configure the Hibernation module clock source as the PLL input reference, program the OSCRC2 field in the **Run-Mode Clock Configuration 2 (RCC2)** register to be 0x6 for a 4.194304-MHz crystal or 0x7 for an external 32.768-kHz oscillator.

The Crystal Value field (XTAL) in the **Run-Mode Clock Configuration (RCC)** register (see page 119) describes the available crystal choices and default programming of the **PLLCFG** register. Any time the XTAL field changes, the new settings are translated and the internal PLL settings are updated.

6.2.5.6 USB PLL Frequency Configuration

The USB PLL is disabled by default during power-on reset and is enabled later by software. The USB PLL must be enabled and running for proper USB function. The main oscillator is the only clock reference for the USB PLL. The USB PLL is enabled by clearing the USBPWRDN bit of the RCC2 register. The XTAL bit field (Crystal Value) of the RCC register describes the available crystal choices. The main oscillator must be connected to one of the following crystal values in order to correctly generate the USB clock: 4, 5, 6, 8, 10, 12, or 16 MHz. Only these crystals provide the necessary USB PLL VCO frequency to conform with the USB timing specifications.

6.2.5.7 PLL Modes

Both PLLs have two modes of operation: Normal and Power-Down

- Normal: The PLL multiplies the input clock reference and drives the output.
- Power-Down: Most of the PLL internal circuitry is disabled and the PLL does not drive the output.

The modes are programmed using the RCC/RCC2 register fields (see page 119 and page 127).

6.2.5.8 PLL Operation

If a PLL configuration is changed, the PLL output frequency is unstable until it reconverges (relocks) to the new setting. The time between the configuration change and relock is T_{READY} (see Table 25-9 on page 957). During the relock time, the affected PLL is not usable as a clock reference.

Either PLL is changed by one of the following:

- Change to the XTAL value in the RCC register—writes of the same value do not cause a relock.
- Change in the PLL from Power-Down to Normal mode.

A counter is defined to measure the T_{READY} requirement. The counter is clocked by the main oscillator. The range of the main oscillator has been taken into account and the down counter is set to 0x1200 (that is, ~600 µs at an 8.192 MHz external oscillator clock). When the XTAL value is greater than 0x0F, the down counter is set to 0x2400 to maintain the required lock time on higher frequency crystal inputs. Hardware is provided to keep the PLL from being used as a system clock until the T_{READY} condition is met after one of the two changes above. It is the user's responsibility to have a stable clock source (like the main oscillator) before the **RCC/RCC2** register is switched to use the PLL.

If the main PLL is enabled and the system clock is switched to use the PLL in one step, the system control hardware continues to clock the microcontroller from the oscillator selected by the RCC/RCC2 register until the main PLL is stable (T_{READY} time met), after which it changes to the PLL. Software can use many methods to ensure that the system is clocked from the main PLL, including periodically polling the PLLLRIS bit in the Raw Interrupt Status (RIS) register, and enabling the PLL Lock interrupt.

The USB PLL is not protected during the lock time (T_{READY}), and software should ensure that the USB PLL has locked before using the interface. Software can use many methods to ensure the T_{READY} period has passed, including periodically polling the USBPLLLRIS bit in the **Raw Interrupt Status (RIS)** register, and enabling the USB PLL Lock interrupt.

6.2.5.9 Main Oscillator Verification Circuit

The clock control includes circuitry to ensure that the main oscillator is running at the appropriate frequency. The circuit monitors the main oscillator frequency and signals if the frequency is outside of the allowable band of attached crystals.

The detection circuit is enabled using the CVAL bit in the **Main Oscillator Control (MOSCCTL)** register. If this circuit is enabled and detects an error, the following sequence is performed by the hardware:

- 1. The MOSCFAIL bit in the Reset Cause (RESC) register is set.
- 2. If the internal oscillator (PIOSC) is disabled, it is enabled.
- 3. The system clock is switched from the main oscillator to the PIOSC.
- **4.** An internal power-on reset is initiated that lasts for 32 PIOSC periods.
- 5. Reset is de-asserted and the processor is directed to the NMI handler during the reset sequence.

6.2.6 System Control

For power-savings purposes, the **RCGCn**, **SCGCn**, and **DCGCn** registers control the clock gating logic for each peripheral or block in the system while the microcontroller is in Run, Sleep, and Deep-Sleep mode, respectively. The **DC1**, **DC2** and **DC4** registers act as a write mask for the **RCGCn**, **SCGCn**, and **DCGCn** registers.

There are four levels of operation for the microcontroller defined as:

- Run Mode. In Run mode, the microcontroller actively executes code. Run mode provides normal operation of the processor and all of the peripherals that are currently enabled by the RCGCn registers. The system clock can be any of the available clock sources including the PLL.
- Sleep Mode. In Sleep mode, the clock frequency of the active peripherals is unchanged, but the processor and the memory subsystem are not clocked and therefore no longer execute code. Sleep mode is entered by the Cortex-M3 core executing a WFI (Wait for Interrupt) instruction. Any properly configured interrupt event in the system brings the processor back into Run mode. See the system control NVIC section of the ARM® Cortex™-M3 Technical Reference Manual for more details.

Peripherals are clocked that are enabled in the **SCGCn** register when auto-clock gating is enabled (see the **RCC** register) or the **RCGCn** register when the auto-clock gating is disabled. The system clock has the same source and frequency as that during Run mode.

■ **Deep-Sleep Mode.** In Deep-Sleep mode, the clock frequency of the active peripherals may change (depending on the Run mode clock configuration) in addition to the processor clock being stopped. An interrupt returns the microcontroller to Run mode from one of the sleep modes; the sleep modes are entered on request from the code. Deep-Sleep mode is entered by first writing the Deep Sleep Enable bit in the ARM Cortex-M3 NVIC system control register and then executing a WFI instruction. Any properly configured interrupt event in the system brings the processor back into Run mode. See the system control NVIC section of the *ARM® Cortex*TM-*M3 Technical Reference Manual* for more details.

The Cortex-M3 processor core and the memory subsystem are not clocked. Peripherals are clocked that are enabled in the **DCGCn** register when auto-clock gating is enabled (see the **RCC** register) or the **RCGCn** register when auto-clock gating is disabled. The system clock source is specified in the **DSLPCLKCFG** register. When the **DSLPCLKCFG** register is used, the internal oscillator source is powered up, if necessary, and other clocks are powered down. If the PLL is running at the time of the WFI instruction, hardware powers the PLL down and overrides the SYSDIV field of the active **RCC/RCC2** register, to be determined by the DSDIVORIDE setting in the **DSLPCLKCFG** register, up to /16 or /64 respectively. When the Deep-Sleep exit event occurs, hardware brings the system clock back to the source and frequency it had at the onset of Deep-Sleep mode before enabling the clocks that had been stopped during the Deep-Sleep duration. If the PIOSC or the 4.194304-MHz Hibernation module clock source is used as the PLL reference clock source, it may continue to provide the clock during Deep-Sleep. See page 131.

■ **Hibernate Mode.** In this mode, the power supplies are turned off to the main part of the microcontroller and only the Hibernation module's circuitry is active. An external wake event or RTC event is required to bring the microcontroller back to Run mode. The Cortex-M3 processor and peripherals outside of the Hibernation module see a normal "power on" sequence and the processor starts running code. Software can determine if the microcontroller has been restarted from Hibernate mode by inspecting the Hibernation module registers.

6.3 Initialization and Configuration

The PLL is configured using direct register writes to the RCC/RCC2 register. If the RCC2 register is being used, the USERCC2 bit must be set and the appropriate RCC2 bit/field is used. The steps required to successfully change the PLL-based system clock are:

- 1. Bypass the PLL and system clock divider by setting the BYPASS bit and clearing the USESYS bit in the RCC register, thereby configuring the microcontroller to run off a "raw" clock source and allowing for the new PLL configuration to be validated before switching the system clock to the PLL.
- 2. Select the crystal value (XTAL) and oscillator source (OSCSRC), and clear the PWRDN bit in RCC/RCC2. Setting the XTAL field automatically pulls valid PLL configuration data for the appropriate crystal, and clearing the PWRDN bit powers and enables the PLL and its output.
- 3. Select the desired system divider (SYSDIV) in RCC/RCC2 and set the USESYS bit in RCC. The SYSDIV field determines the system frequency for the microcontroller.
- 4. Wait for the PLL to lock by polling the PLLLRIS bit in the Raw Interrupt Status (RIS) register.
- 5. Enable use of the PLL by clearing the BYPASS bit in RCC/RCC2.

6.4 Register Map

Table 6-7 on page 106 lists the System Control registers, grouped by function. The offset listed is a hexadecimal increment to the register's address, relative to the System Control base address of 0x400F.E000.

Note: Spaces in the System Control register space that are not used are reserved for future or internal use. Software should not modify any reserved memory address.

Additional Flash and ROM registers defined in the System Control register space are described in the "Internal Memory" on page 217.

Table 6-7. System Control Register Map

| Offset | Name | Туре | Reset | Description | See page |
|--------|------|------|-------------|------------------------------------|-------------|
| 0x000 | DID0 | RO | - | Device Identification 0 | 108 |
| 0x004 | DID1 | RO | - | Device Identification 1 | 136 |
| 0x008 | DC0 | RO | 0x005F.001F | Device Capabilities 0 | 138 |
| 0x010 | DC1 | RO | - | Device Capabilities 1 | 139 |
| 0x014 | DC2 | RO | 0x030F.5137 | Device Capabilities 2 | 142 |
| 0x018 | DC3 | RO | 0xBFFF.8FFF | Device Capabilities 3 | 144 |
| 0x01C | DC4 | RO | 0x0004.F01F | Device Capabilities 4 | 147 |
| 0x020 | DC5 | RO | 0x0F30.003F | Device Capabilities 5 | 149 |
| 0x024 | DC6 | RO | 0x0000.0013 | Device Capabilities 6 | 151 |
| 0x028 | DC7 | RO | 0xFFFF.FFFF | Device Capabilities 7 | 152 |
| 0x02C | DC8 | RO | 0x00FF.00FF | Device Capabilities 8 ADC Channels | 156 |

Table 6-7. System Control Register Map (continued)

| Offset | Name | Туре | Reset | Description | See page |
|--------|------------|-------|-------------|---|-------------|
| 0x030 | PBORCTL | R/W | 0x0000.7FFD | Brown-Out Reset Control | 110 |
| 0x040 | SRCR0 | R/W | 0x00000000 | Software Reset Control 0 | 184 |
| 0x044 | SRCR1 | R/W | 0x00000000 | Software Reset Control 1 | 186 |
| 0x048 | SRCR2 | R/W | 0x00000000 | Software Reset Control 2 | 189 |
| 0x050 | RIS | RO | 0x0000.0000 | Raw Interrupt Status | 111 |
| 0x054 | IMC | R/W | 0x0000.0000 | Interrupt Mask Control | 113 |
| 0x058 | MISC | R/W1C | 0x0000.0000 | Masked Interrupt Status and Clear | 115 |
| 0x05C | RESC | R/W | - | Reset Cause | 117 |
| 0x060 | RCC | R/W | 0x078E.3AD1 | Run-Mode Clock Configuration | 119 |
| 0x064 | PLLCFG | RO | - | XTAL to PLL Translation | 124 |
| 0x06C | GPIOHBCTL | R/W | 0x0000.0000 | GPIO High-Performance Bus Control | 125 |
| 0x070 | RCC2 | R/W | 0x0780.6810 | Run-Mode Clock Configuration 2 | 127 |
| 0x07C | MOSCCTL | R/W | 0x0000.0000 | Main Oscillator Control | 130 |
| 0x100 | RCGC0 | R/W | 0x00000040 | Run Mode Clock Gating Control Register 0 | 161 |
| 0x104 | RCGC1 | R/W | 0x00000000 | Run Mode Clock Gating Control Register 1 | 169 |
| 0x108 | RCGC2 | R/W | 0x00000000 | Run Mode Clock Gating Control Register 2 | 178 |
| 0x110 | SCGC0 | R/W | 0x00000040 | Sleep Mode Clock Gating Control Register 0 | 164 |
| 0x114 | SCGC1 | R/W | 0x00000000 | Sleep Mode Clock Gating Control Register 1 | 172 |
| 0x118 | SCGC2 | R/W | 0x00000000 | Sleep Mode Clock Gating Control Register 2 | 180 |
| 0x120 | DCGC0 | R/W | 0x00000040 | Deep Sleep Mode Clock Gating Control Register 0 | 167 |
| 0x124 | DCGC1 | R/W | 0x00000000 | Deep-Sleep Mode Clock Gating Control Register 1 | 175 |
| 0x128 | DCGC2 | R/W | 0x00000000 | Deep Sleep Mode Clock Gating Control Register 2 | 182 |
| 0x144 | DSLPCLKCFG | R/W | 0x0780.0000 | Deep Sleep Clock Configuration | 131 |
| 0x150 | PIOSCCAL | R/W | 0x0000.0000 | Precision Internal Oscillator Calibration | 133 |
| 0x154 | PIOSCSTAT | RO | 0x0000.0040 | Precision Internal Oscillator Statistics | 135 |
| 0x190 | DC9 | RO | 0x00FF.00FF | Device Capabilities 9 ADC Digital Comparators | 158 |
| 0x1A0 | NVMSTAT | RO | 0x0000.0001 | Non-Volatile Memory Information | 160 |

6.5 Register Descriptions

All addresses given are relative to the System Control base address of 0x400F.E000.

Register 1: Device Identification 0 (DID0), offset 0x000

Reset

This register identifies the version of the microcontroller.


Type

Device Identification 0 (DID0)

Name

Base 0x400F.E000 Offset 0x000 Type RO, reset -

Bit/Field



Description

| 31 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
|-------|----------|----|------|--|
| 30:28 | VER | RO | 0x1 | DID0 Version This field defines the DID0 register format version. The version number is numeric. The value of the VER field is encoded as follows (all other encodings are reserved): Value Description 0x1 Second version of the DID0 register format. |
| 27:24 | reserved | RO | 0x0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 23:16 | CLASS | RO | 0x04 | Device Class |

The CLASS field value identifies the internal design from which all mask sets are generated for all microcontrollers in a particular product line. The CLASS field value is changed for new product lines, for changes in fab process (for example, a remap or shrink), or any case where the MAJOR OR MINOR fields require differentiation from prior microcontrollers. The value of the CLASS field is encoded as follows (all other encodings are reserved):

Value Description

0x04 Stellaris® Tempest-class microcontrollers

| Bit/Field | Name | Туре | Reset | Description |
|-----------|-------|------|-------|---|
| 15:8 | MAJOR | RO | - | Major Revision |
| | | | | This field specifies the major revision number of the microcontroller. The major revision reflects changes to base layers of the design. The major revision number is indicated in the part number as a letter (A for first revision, B for second, and so on). This field is encoded as follows: |
| | | | | Value Description |
| | | | | 0x0 Revision A (initial device) |
| | | | | 0x1 Revision B (first base layer revision) |
| | | | | 0x2 Revision C (second base layer revision) |
| | | | | and so on. |
| 7:0 | MINOR | RO | - | Minor Revision |
| | | | | This field specifies the minor revision number of the microcontroller. The minor revision reflects changes to the metal layers of the design. The MINOR field value is reset when the MAJOR field is changed. This field is numeric and is encoded as follows: |
| | | | | Value Description |
| | | | | 0x0 Initial device, or a major revision update. |
| | | | | 0x1 First metal layer change. |
| | | | | 0x2 Second metal layer change. |
| | | | | and so on. |


Register 2: Brown-Out Reset Control (PBORCTL), offset 0x030

This register is responsible for controlling reset conditions after initial power-on reset.

Brown-Out Reset Control (PBORCTL)

Base 0x400F.E000

Offset 0x030 Type R/W, reset 0x0000.7FFD



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|------------|---|
| 31:2 | reserved | RO | 0x0000.000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 1 | BORIOR | R/W | 0 | BOR Interrupt or Reset |
| | | | | Value Description |
| | | | | O A Brown Out Event causes an interrupt to be generated to the interrupt controller. |
| | | | | 1 A Brown Out Event causes a reset of the microcontroller. |
| 0 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |

Register 3: Raw Interrupt Status (RIS), offset 0x050

This register indicates the status for system control raw interrupts. An interrupt is sent to the interrupt controller if the corresponding bit in the **Interrupt Mask Control (IMC)** register is set. Writing a 1 to the corresponding bit in the **Masked Interrupt Status and Clear (MISC)** register clears an interrupt status bit.

Raw Interrupt Status (RIS)

Base 0x400F.E000


6

PLLLRIS

RO

0

Offset 0x050 Type RO, reset 0x0000.0000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|------------|------|-----------|---|
| 31:9 | reserved | RO | 0x0000.00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 8 | MOSCPUPRIS | RO | 0 | MOSC Power Up Raw Interrupt Status |
| | | | | Value Description |
| | | | | Sufficient time has passed for the MOSC to reach the expected frequency. The value for this power-up time is indicated by $T_{	ext{MOSC_SETTLE}}$. |
| | | | | Sufficient time has not passed for the MOSC to reach the expected frequency. |
| | | | | This bit is cleared by writing a 1 to the MOSCPUPMIS bit in the MISC register. |
| 7 | USBPLLLRIS | RO | 0 | USB PLL Lock Raw Interrupt Status |
| | | | | Value Description |
| | | | | The USB PLL timer has reached T _{READY} indicating that sufficient time has passed for the USB PLL to lock. |
| | | | | 0 The USB PLL timer has not reached T _{READY} . |
| | | | | This bit is cleared by writing a 1 to the <code>USBPLLLMIS</code> bit in the MISC register. |

Value Description

PLL Lock Raw Interrupt Status

- 1 The PLL timer has reached T_{READY} indicating that sufficient time has passed for the PLL to lock.
- 0 The PLL timer has not reached T_{READY}.

This bit is cleared by writing a 1 to the PLLLMIS bit in the MISC register.

| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|--|
| 5:2 | reserved | RO | 0x0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 1 | BORRIS | RO | 0 | Brown-Out Reset Raw Interrupt Status |
| | | | | Value Description 1 A brown-out condition is currently active. 0 A brown-out condition is not currently active. Note the BORIOR bit in the PBORCTL register must be cleared to cause an interrupt due to a Brown Out Event. This bit is cleared by writing a 1 to the BORMIS bit in the MISC register. |
| 0 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |

Register 4: Interrupt Mask Control (IMC), offset 0x054

This register contains the mask bits for system control raw interrupts. A raw interrupt, indicated by a bit being set in the Raw Interrupt Status (RIS) register, is sent to the interrupt controller if the corresponding bit in this register is set.

Interrupt Mask Control (IMC)

Base 0x400F.E000 Offset 0x054 Type R/W, reset 0x0000.0000

| | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|-------|----|----|----|----------|------|----|----|-----------|-----------|--------|----|------|------|----|-------|----------|
| | | | | | | | | rese | rved • | | | | | | | |
| Type | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | | | reserved | | | | MOSCPUPIM | USBPLLLIM | PLLLIM | | rese | rved | | BORIM | reserved |
| Туре | RO | RO | RO | RO | RO | RO | RO | R/W | R/W | R/W | RO | RO | RO | RO | R/W | RO |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit/Field | Name | Туре | Reset | Description |
|-----------|-----------|------|-----------|---|
| 31:9 | reserved | RO | 0x0000.00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 8 | MOSCPUPIM | R/W | 0 | MOSC Power Up Interrupt Mask |
| | | | | Value Description |
| | | | | An interrupt is sent to the interrupt controller when the MOSCPUPRIS bit in the RIS register is set. |
| | | | | O The MOSCPUPRIS interrupt is suppressed and not sent to the interrupt controller. |
| 7 | USBPLLLIM | R/W | 0 | USB PLL Lock Interrupt Mask |
| | | | | Value Description |
| | | | | An interrupt is sent to the interrupt controller when the USBPLLLRIS bit in the RIS register is set. |
| | | | | O The USBPLLLRIS interrupt is suppressed and not sent to the interrupt controller. |
| 6 | PLLLIM | R/W | 0 | PLL Lock Interrupt Mask |
| | | | | Value Description |
| | | | | An interrupt is sent to the interrupt controller when the PLLLRIS bit in the RIS register is set. |
| | | | | O The PLLLRIS interrupt is suppressed and not sent to the interrupt controller. |
| 5:2 | reserved | RO | 0x0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |

| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 1 | BORIM | R/W | 0 | Brown-Out Reset Interrupt Mask |
| | | | | Value Description |
| | | | | An interrupt is sent to the interrupt controller when the BORRIS bit in the RIS register is set. |
| | | | | O The BORRIS interrupt is suppressed and not sent to the interrupt controller. |
| 0 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |


Register 5: Masked Interrupt Status and Clear (MISC), offset 0x058

On a read, this register gives the current masked status value of the corresponding interrupt in the **Raw Interrupt Status (RIS)** register. All of the bits are R/W1C, thus writing a 1 to a bit clears the corresponding raw interrupt bit in the **RIS** register (see page 111).

Masked Interrupt Status and Clear (MISC)

Base 0x400F.E000 Offset 0x058

Type R/W1C, reset 0x0000.0000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|------------|-------|-----------|---|
| 31:9 | reserved | RO | 0x0000.00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 8 | MOSCPUPMIS | R/W1C | 0 | MOSC Power Up Masked Interrupt Status |

Value Description

When read, a 1 indicates that an unmasked interrupt was signaled because sufficient time has passed for the MOSC PLL to lock.

Writing a 1 to this bit clears it and also the MOSCPUPRIS bit in the RIS register.

When read, a 0 indicates that sufficient time has not passed for the MOSC PLL to lock.

A write of 0 has no effect on the state of this bit.

7 USBPLLLMIS R/W1C 0 USB PLL Lock Masked Interrupt Status

Value Description

When read, a 1 indicates that an unmasked interrupt was signaled because sufficient time has passed for the USB PLL to lock.

Writing a 1 to this bit clears it and also the <code>USBPLLLRIS</code> bit in the RIS register.

When read, a 0 indicates that sufficient time has not passed for the USB PLL to lock.

A write of 0 has no effect on the state of this bit.


| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|-------|-------|---|
| 6 | PLLLMIS | R/W1C | 0 | PLL Lock Masked Interrupt Status |
| | | | | Value Description When read, a 1 indicates that an unmasked interrupt was signaled because sufficient time has passed for the PLL to lock. |
| | | | | Writing a 1 to this bit clears it and also the PLLLRIS bit in the RIS register. |
| | | | | When read, a 0 indicates that sufficient time has not passed for the PLL to lock. |
| | | | | A write of 0 has no effect on the state of this bit. |
| 5:2 | reserved | RO | 0x0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 1 | BORMIS | R/W1C | 0 | BOR Masked Interrupt Status |
| | | | | Value Description |
| | | | | When read, a 1 indicates that an unmasked interrupt was signaled because of a brown-out condition. |
| | | | | Writing a 1 to this bit clears it and also the BORRIS bit in the RIS register. |
| | | | | When read, a 0 indicates that a brown-out condition has not occurred. |
| | | | | A write of 0 has no effect on the state of this bit. |
| 0 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |

Register 6: Reset Cause (RESC), offset 0x05C

This register is set with the reset cause after reset. The bits in this register are sticky and maintain their state across multiple reset sequences, except when an power-on reset is the cause, in which case, all bits other than POR in the **RESC** register are cleared.

Reset Cause (RESC)

Base 0x400F.E000 Offset 0x05C Type R/W, reset -



| Bit/Field | Name | туре | Reset | Description |
|-----------|----------|------|-------|---|
| 31:17 | reserved | RO | 0x000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 16 | MOSCFAIL | R/W | - | MOSC Failure Reset |
| | | | | Value Description |

When read, this bit indicates that the MOSC circuit was enabled for clock validation and failed, generating a reset event.

When read, this bit indicates that a MOSC failure has not generated a reset since the previous power-on reset.

Writing a 0 to this bit clears it.

| 15:6 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
|------|----------|-----|------|---|
| 5 | WDT1 | R/W | _ | Watchdog Timer 1 Reset |

Value Description

- 1 When read, this bit indicates that Watchdog Timer 1 timed out and generated a reset.
- When read, this bit indicates that Watchdog Timer 1 has not generated a reset since the previous power-on reset.

Writing a 0 to this bit clears it.

| Bit/Field | Name | Туре | Reset | Description |
|-----------|------|------|-------|--|
| 4 | SW | R/W | - | Software Reset |
| | | | | Value Description |
| | | | | When read, this bit indicates that a software reset has caused a reset event. |
| | | | | When read, this bit indicates that a software reset has not generated a reset since the previous power-on reset. |
| | | | | Writing a 0 to this bit clears it. |
| 3 | WDT0 | R/W | - | Watchdog Timer 0 Reset |
| | | | | Value Description |
| | | | | When read, this bit indicates that Watchdog Timer 0 timed out and generated a reset. |
| | | | | When read, this bit indicates that Watchdog Timer 0 has not generated a reset since the previous power-on reset. |
| | | | | Writing a 0 to this bit clears it. |
| 2 | BOR | R/W | - | Brown-Out Reset |
| | | | | Value Description |
| | | | | When read, this bit indicates that a brown-out reset has caused a reset event. |
| | | | | When read, this bit indicates that a brown-out reset has not generated a reset since the previous power-on reset. |
| | | | | Writing a 0 to this bit clears it. |
| 1 | POR | R/W | - | Power-On Reset |
| | | | | Value Description |
| | | | | When read, this bit indicates that a power-on reset has caused a reset event. |
| | | | | When read, this bit indicates that a power-on reset has not generated a reset. |
| | | | | Writing a 0 to this bit clears it. |
| 0 | EXT | R/W | - | External Reset |
| | | | | Value Description |
| | | | | 1 When read, this bit indicates that an external reset (RST assertion) has caused a reset event. |
| | | | | When read, this bit indicates that an external reset (RST assertion) has not caused a reset event since the previous power-on reset. |
| | | | | Writing a 0 to this bit clears it. |


Register 7: Run-Mode Clock Configuration (RCC), offset 0x060

The bits in this register configure the system clock and oscillators.

Run-Mode Clock Configuration (RCC)

Base 0x400F.E000 Offset 0x060

Type R/W, reset 0x078E.3AD1



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:28 | reserved | RO | 0x0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |

27 ACG R/W 0 **Auto Clock Gating**

> This bit specifies whether the system uses the Sleep-Mode Clock Gating Control (SCGCn) registers and Deep-Sleep-Mode Clock Gating Control (DCGCn) registers if the microcontroller enters a Sleep or Deep-Sleep mode (respectively).

Value Description

- The **SCGCn** or **DCGCn** registers are used to control the clocks distributed to the peripherals when the microcontroller is in a sleep mode. The SCGCn and DCGCn registers allow unused peripherals to consume less power when the microcontroller is in a sleep mode.
- 0 The Run-Mode Clock Gating Control (RCGCn) registers are used when the microcontroller enters a sleep mode.

The RCGCn registers are always used to control the clocks in Run mode.

26:23 **SYSDIV** R/W 0xF

System Clock Divisor

Specifies which divisor is used to generate the system clock from either the PLL output or the oscillator source (depending on how the ${ t BYPASS}$ bit in this register is configured). See Table 6-4 on page 101 for bit encodings.

If the ${\tt SYSDIV}$ value is less than ${\tt MINSYSDIV}$ (see page 139), and the PLL is being used, then the MINSYSDIV value is used as the divisor.

If the PLL is not being used, the SYSDIV value can be less than MINSYSDIV.

| Bit/Field | Name | Туре | Reset | Description |
|-----------|-----------|------|-------|---|
| 22 | USESYSDIV | R/W | 0 | Enable System Clock Divider |
| | | | | Value Description |
| | | | | The system clock divider is the source for the system clock. The system clock divider is forced to be used when the PLL is selected as the source. |
| | | | | If the USERCC2 bit in the RCC2 register is set, then the SYSDIV2 field in the RCC2 register is used as the system clock divider rather than the SYSDIV field in this register. |
| | | | | 0 The system clock is used undivided. |
| 21 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 20 | USEPWMDIV | R/W | 0 | Enable PWM Clock Divisor |
| | | | | Value Description |
| | | | | 1 The PWM clock divider is the source for the PWM clock. |
| | | | | The system clock is the source for the PWM clock. |
| 19:17 | PWMDIV | R/W | 0x7 | PWM Unit Clock Divisor |
| | | | | This field specifies the binary divisor used to predivide the system clock down for use as the timing reference for the PWM module. The rising edge of this clock is synchronous with the system clock. |
| | | | | Value Divisor |
| | | | | 0x0 /2 |
| | | | | 0x1 /4 |
| | | | | 0x2 /8 |
| | | | | 0x3 /16 |
| | | | | 0x4 /32 |
| | | | | 0x5 /64 |
| | | | | 0x6 /64 |
| | | | | 0x7 /64 (default) |
| 16:14 | reserved | RO | 0x0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 13 | PWRDN | R/W | 1 | PLL Power Down |
| | | | | Value Description |
| | | | | The PLL is powered down. Care must be taken to ensure that another clock source is functioning and that the BYPASS bit is set before setting this bit. |
| | | | | 0 The PLL is operating normally. |
| | | | | |

| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 12 | reserved | RO | 1 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 11 | BYPASS | R/W | 1 | PLL Bypass |

Value Description

- 1 The system clock is derived from the OSC source and divided by the divisor specified by SYSDIV.
- O The system clock is the PLL output clock divided by the divisor specified by SYSDIV.

See Table 6-4 on page 101 for programming guidelines.

Note: The ADC must be clocked from the PLL or directly from a 16-MHz clock source to operate properly.

| Bit/Field | Name | Type | Reset | Description |
|-----------|------|------|-------|---------------|
| 10:6 | XTAL | R/W | 0x0B | Crystal Value |

This field specifies the crystal value attached to the main oscillator. The encoding for this field is provided below. Depending on the crystal used, the PLL frequency may not be exactly 400 MHz, see Table 25-10 on page 958 for more information.

Frequencies that may be used with the USB interface are indicated in the table. To function within the clocking requirements of the USB specification, a crystal of 4, 5, 6, 8, 10, 12, or 16 MHz must be used.

| Value | Crystal Frequency (MHz) Not Using the PLL | Crystal Frequency (MHz) Using the PLL | | | | |
|-------|---|---------------------------------------|--|--|--|--|
| 0x00 | 1.000 | reserved | | | | |
| 0x01 | 1.8432 | reserved | | | | |
| 0x02 | 2.000 | reserved | | | | |
| 0x03 | 2.4576 | reserved | | | | |
| 0x04 | 3.5795 | 45 MHz | | | | |
| 0x05 | 3.686 | 4 MHz | | | | |
| 0x06 | 4 MHz | (USB) | | | | |
| 0x07 | 4.096 | 3 MHz | | | | |
| 80x0 | 4.915 | 2 MHz | | | | |
| 0x09 | 5 MHz (USB) | | | | | |
| 0x0A | 5.12 MHz | | | | | |
| 0x0B | 6 MHz (rese | t value)(USB) | | | | |
| 0x0C | 6.144 | MHz | | | | |
| 0x0D | 7.372 | 8 MHz | | | | |
| 0x0E | 8 MHz | (USB) | | | | |
| 0x0F | 8.192 | 2 MHz | | | | |
| 0x10 | 10.0 MF | łz (USB) | | | | |
| 0x11 | 12.0 MF | łz (USB) | | | | |
| 0x12 | 12.28 | 8 MHz | | | | |
| 0x13 | 13.56 | 6 MHz | | | | |
| 0x14 | 14.318 | 18 MHz | | | | |
| 0x15 | 16.0 MH | łz (USB) | | | | |
| 0x16 | 16.38 | 4 MHz | | | | |

| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 5:4 | OSCSRC | R/W | 0x1 | Oscillator Source |
| | | | | Selects the input source for the OSC. The values are: |
| | | | | Value Input Source |
| | | | | 0x0 MOSC |
| | | | | Main oscillator |
| | | | | 0x1 PIOSC |
| | | | | Precision internal oscillator |
| | | | | (default) |
| | | | | 0x2 PIOSC/4 |
| | | | | Precision internal oscillator / 4 |
| | | | | 0x3 30 kHz |
| | | | | 30-kHz internal oscillator |
| | | | | For additional oscillator sources, see the RCC2 register. |
| 3:2 | reserved | RO | 0x0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 1 | IOSCDIS | R/W | 0 | Precision Internal Oscillator Disable |
| | | | | Value Description |
| | | | | 1 The precision internal oscillator (PIOSC) is disabled. |
| | | | | The precision internal oscillator is enabled. |
| 0 | MOSCDIS | R/W | 1 | Main Oscillator Disable |
| | | | | Value Description |
| | | | | 1 The main oscillator is disabled (default). |
| | | | | 0 The main oscillator is enabled. |

Register 8: XTAL to PLL Translation (PLLCFG), offset 0x064


This register provides a means of translating external crystal frequencies into the appropriate PLL settings. This register is initialized during the reset sequence and updated anytime that the XTAL field changes in the **Run-Mode Clock Configuration (RCC)** register (see page 119).

The PLL frequency is calculated using the PLLCFG field values, as follows:

PLLFreq = OSCFreq * F / (R + 1)

XTAL to PLL Translation (PLLCFG)

Base 0x400F.E000 Offset 0x064 Type RO, reset -



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|----------|---|
| 31:14 | reserved | RO | 0x0000.0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 13:5 | F | RO | - | PLL F Value |
| | | | | This field specifies the value supplied to the PLL's F input. |
| 4:0 | R | RO | - | PLL R Value |

This field specifies the value supplied to the PLL's R input.

Register 9: GPIO High-Performance Bus Control (GPIOHBCTL), offset 0x06C

This register controls which internal bus is used to access each GPIO port. When a bit is clear, the corresponding GPIO port is accessed across the legacy Advanced Peripheral Bus (APB) bus and through the APB memory aperture. When a bit is set, the corresponding port is accessed across the Advanced High-Performance Bus (AHB) bus and through the AHB memory aperture. Each GPIO port can be individually configured to use AHB or APB, but may be accessed only through one aperture. The AHB bus provides better back-to-back access performance than the APB bus. The address aperture in the memory map changes for the ports that are enabled for AHB access (see Table 10-6 on page 317).

GPIO High-Performance Bus Control (GPIOHBCTL)

Name


Type

Reset

Base 0x400F.E000 Offset 0x06C

Bit/Field

Type R/W, reset 0x0000.0000



Description

| 2.0 | | .,,,, | . 10001 | 2000.194.011 |
|------|----------|-------|----------|---|
| 31:5 | reserved | RO | 0x0000.0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 4 | PORTE | R/W | 0 | Port E Advanced High-Performance Bus |
| | | | | This bit defines the memory aperture for Port E. |
| | | | | Value Description |
| | | | | 1 Advanced High-Performance Bus (AHB) |
| | | | | 0 Advanced Peripheral Bus (APB). This bus is the legacy bus. |
| 3 | PORTD | R/W | 0 | Port D Advanced High-Performance Bus |
| | | | | This bit defines the memory aperture for Port D. |
| | | | | Value Description |
| | | | | 1 Advanced High-Performance Bus (AHB) |
| | | | | 0 Advanced Peripheral Bus (APB). This bus is the legacy bus. |
| 2 | PORTC | R/W | 0 | Port C Advanced High-Performance Bus |
| | | | | This bit defines the memory aperture for Port C. |
| | | | | |

1

0

Value Description

Advanced High-Performance Bus (AHB)

Advanced Peripheral Bus (APB). This bus is the legacy bus.

| Bit/Field | Name | Туре | Reset | Description |
|-----------|-------|------|-------|--|
| 1 | PORTB | R/W | 0 | Port B Advanced High-Performance Bus |
| | | | | This bit defines the memory aperture for Port B. |
| | | | | Value Description |
| | | | | 1 Advanced High-Performance Bus (AHB) |
| | | | | 0 Advanced Peripheral Bus (APB). This bus is the legacy bus. |
| 0 | PORTA | R/W | 0 | Port A Advanced High-Performance Bus |
| | | | | This bit defines the memory aperture for Port A. |
| | | | | Value Description |
| | | | | 1 Advanced High-Performance Bus (AHB) |
| | | | | 0 Advanced Peripheral Bus (APB). This bus is the legacy bus. |

Register 10: Run-Mode Clock Configuration 2 (RCC2), offset 0x070

This register overrides the RCC equivalent register fields, as shown in Table 6-8, when the USERCC2 bit is set, allowing the extended capabilities of the RCC2 register to be used while also providing a means to be backward-compatible to previous parts. Each RCC2 field that supersedes an RCC field is located at the same LSB bit position; however, some RCC2 fields are larger than the corresponding RCC field.


Table 6-8. RCC2 Fields that Override RCC fields

| RCC2 Field | Overrides RCC Field |
|----------------------|---------------------|
| SYSDIV2, bits[28:23] | SYSDIV, bits[26:23] |
| PWRDN2, bit[13] | PWRDN, bit[13] |
| BYPASS2, bit[11] | BYPASS, bit[11] |
| oscsrc2, bits[6:4] | OSCSRC, bits[5:4] |

Run-Mode Clock Configuration 2 (RCC2)

Base 0x400F.E000 Offset 0x070

Type R/W, reset 0x0780.6810



| Bit/Field | Name | Туре | Reset | Description |
|-----------|---------|------|-------|-------------|
| 31 | USERCC2 | R/W | 0 | Use RCC2 |

Value Description

- 1 The RCC2 register fields override the RCC register fields.
- The RCC register fields are used, and the fields in RCC2 are ignored.
- 30 DIV400 R/W 0 Divide PLL as 400 MHz vs. 200 MHz

This bit, along with the ${\tt SYSDIV2LSB}$ bit, allows additional frequency choices.

Value Description

- 1 Append the SYSDIV2LSB bit to the SYSDIV2 field to create a 7 bit divisor using the 400 MHz PLL output, see Table 6-6 on page 102.
- 0 Use SYSDIV2 as is and apply to 200 MHz predivided PLL output. See Table 6-5 on page 101 for programming guidelines.

29 reserved RO 0x0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

| Bit/Field | Name | Туре | Reset | Description |
|-----------|------------|------|-------|---|
| 28:23 | SYSDIV2 | R/W | 0x0F | System Clock Divisor 2 |
| | | | | Specifies which divisor is used to generate the system clock from either the PLL output or the oscillator source (depending on how the BYPASS2 bit is configured). SYSDIV2 is used for the divisor when both the USESYSDIV bit in the RCC register and the USERCC2 bit in this register are set. See Table 6-5 on page 101 for programming guidelines. |
| 22 | SYSDIV2LSB | R/W | 0 | Additional LSB for SYSDIV2 |
| | | | | When $\texttt{DIV}400$ is set, this bit becomes the LSB of $\texttt{SYSDIV}2$. If $\texttt{DIV}400$ is clear, this bit is not used. See Table 6-5 on page 101 for programming guidelines. |
| | | | | This bit can only be set or cleared when DIV400 is set. |
| 21:15 | reserved | RO | 0x0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 14 | USBPWRDN | R/W | 1 | Power-Down USB PLL |
| | | | | Value Description |
| | | | | 1 The USB PLL is powered down. |
| | | | | 0 The USB PLL operates normally. |
| 13 | PWRDN2 | R/W | 1 | Power-Down PLL 2 |
| | | | | Value Description |
| | | | | 1 The PLL is powered down. |
| | | | | 0 The PLL operates normally. |
| 12 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 11 | BYPASS2 | R/W | 1 | PLL Bypass 2 |
| | | | | Value Description |
| | | | | The system clock is derived from the OSC source and divided by the divisor specified by SYSDIV2. |
| | | | | The system clock is the PLL output clock divided by the divisor specified by SYSDIV2. |
| | | | | See Table 6-5 on page 101 for programming guidelines. |
| | | | | Note: The ADC must be clocked from the PLL or directly from a 16-MHz clock source to operate properly. |
| 10:7 | reserved | RO | 0x0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |

| 6:4 OSCSRC2 R/W 0x1 Oscillator Source 2 Selects the input source for the OSC. The values Value Description 0x0 MOSC Main oscillator 0x1 PIOSC Precision internal oscillator 0x2 PIOSC/4 | |
|--|------------------------|
| Value Description 0x0 MOSC Main oscillator 0x1 PIOSC Precision internal oscillator 0x2 PIOSC/4 | |
| 0x0 MOSC Main oscillator 0x1 PIOSC Precision internal oscillator 0x2 PIOSC/4 | s are: |
| Main oscillator 0x1 PIOSC Precision internal oscillator 0x2 PIOSC/4 | |
| 0x1 PIOSC Precision internal oscillator 0x2 PIOSC/4 | |
| Precision internal oscillator 0x2 PIOSC/4 | |
| 0x2 PIOSC/4 | |
| | |
| | |
| Precision internal oscillator / 4 | |
| 0x3 30 kHz | |
| 30-kHz internal oscillator | |
| 0x4-0x5 Reserved | |
| 0x6 4.194304 MHz | |
| 4.194304-MHz external oscillator | |
| 0x7 32.768 kHz | |
| 32.768-kHz external oscillator | |
| 3:0 reserved RO 0x0 Software should not rely on the value of a reserve compatibility with future products, the value of a re preserved across a read-modify-write operation. | reserved bit should be |


Register 11: Main Oscillator Control (MOSCCTL), offset 0x07C

This register provides the ability to enable the MOSC clock verification circuit. When enabled, this circuit monitors the frequency of the MOSC to verify that the oscillator is operating within specified limits. If the clock goes invalid after being enabled, the microcontroller issues a power-on reset and reboots to the NMI handler.

Main Oscillator Control (MOSCCTL)

Base 0x400F.E000

Offset 0x07C Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|------------|---|
| 31:1 | reserved | RO | 0x0000.000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 0 | CVAL | R/W | 0 | Clock Validation for MOSC |

Value Description

- 1 The MOSC monitor circuit is enabled.
- 0 The MOSC monitor circuit is disabled.


Register 12: Deep Sleep Clock Configuration (DSLPCLKCFG), offset 0x144

This register provides configuration information for the hardware control of Deep Sleep Mode.

Deep Sleep Clock Configuration (DSLPCLKCFG)

Base 0x400F.E000 Offset 0x144

Type R/W, reset 0x0780.0000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 31:29 | reserved | RO | 0x0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |

28:23 DSDIVORIDE R/W 0x0F Divider Field Override

If Deep-Sleep mode is enabled when the PLL is running, the PLL is disabled. This 6-bit field contains a system divider field that overrides the SYSDIV field in the RCC register or the SYSDIV2 field in the RCC2 register during Deep Sleep. This divider is applied to the source selected by the DSOSCSRC field.

Value Description

0x0 /1

0x1 /2

0x2 /3

0x3 /4

.. ...

0x3F /64

22:7 reserved RO 0x000

Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

| Bit/Field | Name | Туре | Reset | Description | | | | | | |
|-----------|----------|------|-------|--|-------------|--|--|--|--|--|
| 6:4 | DSOSCSRC | R/W | 0x0 | Clock Source | | | | | | |
| | | | | Specifies the clock source during Deep-Sleep mode. | | k source during Deep-Sleep mode. | | | | |
| | | | | Value | Descrip | tion | | | | |
| | | | | 0x0 | MOSC | | | | | |
| | | | | | Use the | main oscillator as the source. | | | | |
| | | | | | Note: | If the PIOSC is being used as the clock reference for the PLL, the PIOSC is the clock source instead of MOSC in Deep-Sleep mode. | | | | |
| | | | | | | If the Hibernation module 4.194304-MHz crystal is being used as the clock reference for the PLL, the 4.194304-MHz crystal is the clock source instead of MOSC in Deep-Sleep mode. | | | | |
| | | | | 0x1 | PIOSC | | | | | |
| | | | | | Use the | precision internal 16-MHz oscillator as the source. | | | | |
| | | | | | Note: | If the Hibernation module 4.194304-MHz crystal is being used as the clock reference for the PLL, the 4.194304-MHz crystal is the clock source instead of PIOSC in Deep-Sleep mode. | | | | |
| | | | | 0x2 | Reserve | ed | | | | |
| | | | | 0x3 | 30 kHz | | | | | |
| | | | | | Use the | 30-kHz internal oscillator as the source. | | | | |
| | | | | 0x4-0x5 | Reserve | ed | | | | |
| | | | | 0x6 | 4.19430 | 04 MHz | | | | |
| | | | | | | Hibernation module 4.194304-MHz external crystal the source. | | | | |
| | | | | 0x7 | 32.768 | kHz | | | | |
| | | | | | Use the | Hibernation module 32.768-kHz external oscillator source. | | | | |
| 3:0 | reserved | RO | 0x0 | compati | bility with | not rely on the value of a reserved bit. To provide future products, the value of a reserved bit should be a read-modify-write operation. | | | | |

Register 13: Precision Internal Oscillator Calibration (PIOSCCAL), offset 0x150

This register provides the ability to update or recalibrate the precision internal oscillator. Note that a 32.768-kHz oscillator must be used as the Hibernation module clock source for the user to be able to calibrate the PIOSC.

Precision Internal Oscillator Calibration (PIOSCCAL)

Base 0x400F.E000

Offset 0x150 Type R/W, reset 0x0000.0000

| Турс | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | |
|-------|---------------------------|----|------------|------------|---|------------------|----------|---|-----------------------------------|-------------------------|------------|-----------------------|-----------------------|-----------------------|-----------|----------|--|
| | UTEN | | | | | | | | reserved | | | | | | | | |
| Туре | R/W | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| | 15 1 | 14 | 13 rese | 12 rved | 11 | 10 | 9 CAL | 8 UPDATE | 7 reserved | 6 | 5 | 4 | UT | 2 | 1 | 0 | |
| Туре | RO | RO | RO | RO | RO | RO | R/W | R/W | RO | R/W | R/W | R/W | R/W | R/W | R/W | R/W | |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| E | Bit/Field Name Type Reset | | Reset | Des | Description | | | | | | | | | | | | |
| | 31 | | UTE | N | R/ | W | 0 | Use | se User Trim Value | | | | | | | | |
| | | | | | | | | Valu | ue Desc | ription | | | | | | | |
| | | | | | | | | The trim value in bits[6:0] of this register are utrim operation. | | | | | | r are use | d for any | update | |
| | | | | | | | | 0 | The f | actory ca | llibration | value is | used for | an updat | e trim op | eration. | |
| | | | | | | | | | | | | | | | | | |
| | 30:10 | | reser\ | /ed | R | 0 | 0x0000 | | | | | | | erved bit a reserv | | | |
| | | | | | | preserved across | | | | | ead-mod | dify-write | operation | n. | | | |
| | 9 | | CAI | L | R/W 0 | | | | t Calibra | tion | | | | | | | |
| | | | | | | | | Vali | ue Desc | ription | | | | | | | |
| | | | | | 1 Starts a new ca PIOSCSTAT re is active in the F overrides any p | | | egister. • PIOSC | The resu after the s update | lting trim calibrati | value fro | m the op letes. Th | peration le result | | | | |
| | | | | | | | | 0 | | ction. | | | | | | | |
| | | | | | | | | This | bit is au | ito-cleare | ed when | the calib | oration fi | nishes. | | | |
| | 8 | | UPDA | ΛΤΕ | R/ | W | 0 | Upd | Update Trim | | | | | | | | |
| | | | | | | | | Valu | ue Desc | ription | | | | | | | |
| | | | | | | | | 1 | • | ites the f | | | | UT bit o | or the DT | bit in | |
| | | | | | | | | 0 | No a | ction. | | | | | | | |
| | | | | | | | | This | bit is au | ito-cleare | ed after t | he upda | te. | | | | |
| | 7 | | reser | /ed | R | 0 | 0 | com | patibility | | ıre produ | ucts, the | value of | erved bit a reserv | | | |


| Bit/Field | Name | Type | Reset | Description |
|-----------|------|------|-------|--|
| 6:0 | UT | R/W | 0x0 | User Trim Value |
| | | | | User trim value that can be loaded into the PIOSC. |
| | | | | Refer to "Main PLL Frequency Configuration" on page 103 for more information on calibrating the PIOSC. |

Register 14: Precision Internal Oscillator Statistics (PIOSCSTAT), offset 0x154

This register provides the user information on the PIOSC calibration. Note that a 32.768-kHz oscillator must be used as the Hibernation module clock source for the user to be able to calibrate the PIOSC.

Precision Internal Oscillator Statistics (PIOSCSTAT)

Base 0x400F.E000 Offset 0x154 Type RO, reset 0x0000.0040



| Bit/Field | Name | Type | Reset | Description | | | |
|-----------|----------|------|-------|---|--|--|--|
| 31:23 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should b preserved across a read-modify-write operation. | | | |
| 22:16 | DT | RO | - | Default Trim Value | | | |
| | | | | This field contains the default trim value. This value is loaded into the PIOSC after every full power-up. | | | |
| 15:10 | reserved | RO | 0x0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. | | | |
| 9:8 | RESULT | RO | 0 | Calibration Result | | | |
| | | | | Value Description 0x0 Calibration has not been attempted. 0x1 The last calibration operation completed to meet 1% accuracy. 0x2 The last calibration operation failed to meet 1% accuracy. 0x3 Reserved | | | |
| 7 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. | | | |
| 6:0 | СТ | RO | 0x40 | Calibration Trim Value | | | |


This field contains the trim value from the last calibration operation. After factory calibration \mathtt{CT} and \mathtt{DT} are the same.

Register 15: Device Identification 1 (DID1), offset 0x004

This register identifies the device family, part number, temperature range, and package type.

Device Identification 1 (DID1)

Base 0x400F.E000 Offset 0x004 Type RO, reset -



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 31:28 | VER | RO | 0x1 | DID1 Version |
| | | | | This field defines the DID1 register format version. The version number is numeric. The value of the VER field is encoded as follows (all other encodings are reserved): |
| | | | | Value Description |
| | | | | 0x1 Second version of the DID1 register format. |
| 27:24 | FAM | RO | 0x0 | Family |
| | | | | This field provides the family identification of the device within the Luminary Micro product portfolio. The value is encoded as follows (all other encodings are reserved): |
| | | | | Value Description |
| | | | | 0x0 Stellaris family of microcontollers, that is, all devices with external part numbers starting with LM3S. |
| 23:16 | PARTNO | RO | 0x4C | Part Number |
| | | | | This field provides the part number of the device within the family. The value is encoded as follows (all other encodings are reserved): |
| | | | | Value Description |
| | | | | 0x4C LM3S5P56 |
| 15:13 | PINCOUNT | RO | 0x3 | Package Pin Count |
| | | | | This field specifies the number of pins on the device package. The value is encoded as follows (all other encodings are reserved): |

Value Description

64-pin package

| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 12:8 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:5 | TEMP | RO | - | Temperature Range |
| | | | | This field specifies the temperature rating of the device. The value is encoded as follows (all other encodings are reserved): |
| | | | | Value Description |
| | | | | 0x0 Commercial temperature range (0°C to 70°C) |
| | | | | 0x1 Industrial temperature range (-40°C to 85°C) |
| | | | | 0x2 Extended temperature range (-40°C to 105°C) |
| 4:3 | PKG | RO | - | Package Type |
| | | | | This field specifies the package type. The value is encoded as follows (all other encodings are reserved): |
| | | | | Value Description |
| | | | | 0x0 SOIC package |
| | | | | 0x1 LQFP package |
| | | | | 0x2 BGA package |
| 2 | ROHS | RO | 1 | RoHS-Compliance |
| | | | | This bit specifies whether the device is RoHS-compliant. A 1 indicates the part is RoHS-compliant. |
| 1:0 | QUAL | RO | - | Qualification Status |
| | | | | This field specifies the qualification status of the device. The value is encoded as follows (all other encodings are reserved): |
| | | | | Value Description |
| | | | | 0x0 Engineering Sample (unqualified) |
| | | | | 0x1 Pilot Production (unqualified) |
| | | | | 0x2 Fully Qualified |


Register 16: Device Capabilities 0 (DC0), offset 0x008

This register is predefined by the part and can be used to verify features.

Device Capabilities 0 (DC0)

Base 0x400F.E000 Offset 0x008

Type RO, reset 0x005F.001F



| Bit/Field | Name | Type | Reset | Description |
|-----------|---------|------|--------|---|
| 31:16 | SRAMSZ | RO | 0x005F | SRAM Size Indicates the size of the on-chip SRAM memory. Value Description |
| | | | | 0x005F 24 KB of SRAM |
| 15:0 | FLASHSZ | RO | 0x001F | Flash Size |

Indicates the size of the on-chip flash memory.

Value Description 0x001F 64 KB of Flash

Register 17: Device Capabilities 1 (DC1), offset 0x010

This register is predefined by the part and can be used to verify features. If any bit is clear in this register, the module is not present. The corresponding bit in the RCGC0, SCGC0, and DCGC0 registers cannot be set.

Device Capabilities 1 (DC1)

Base 0x400F.E000 Offset 0x010 Type RO, reset -

| | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|-------|----|----------|------|------|-------|----------|-------|-------|-----|----------|---------|-----|------|------|------|------|
| | | reserved | | WDT1 | | reserved | | CAN0 | | reserved | • | PWM | rese | rved | ADC1 | ADC0 |
| Type | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO |
| Reset | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 |
| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | 15 | 14 | 13 | 12 | - 11 | 10 | 9 | | | . 0 | , o | 4 | | | | |
| | | MINSY | SDIV | ' | MAXAD | C1SPD | MAXAE | C0SPD | MPU | HIB | TEMPSNS | PLL | WDT0 | SWO | SWD | JTAG |
| Type | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO |
| Reset | - | - | - | - | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 31:29 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 28 | WDT1 | RO | 1 | Watchdog Timer1 Present |
| | | | | When set, indicates that watchdog timer 1 is present. |
| 27:25 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 24 | CAN0 | RO | 1 | CAN Module 0 Present |
| | | | | When set, indicates that CAN unit 0 is present. |
| 23:21 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 20 | PWM | RO | 1 | PWM Module Present |
| | | | | When set, indicates that the PWM module is present. |
| 19:18 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 17 | ADC1 | RO | 1 | ADC Module 1 Present |
| | | | | When set, indicates that ADC module 1 is present. |
| 16 | ADC0 | RO | 1 | ADC Module 0 Present |
| | | | | When set, indicates that ADC module 0 is present |

| Bit/Field | Name | Туре | Reset | Description |
|-----------|------------|------|-------|--|
| 15:12 | MINSYSDIV | RO | - | System Clock Divider |
| | | | | Minimum 4-bit divider value for system clock. The reset value is hardware-dependent. See the RCC register for how to change the system clock divisor using the SYSDIV bit. |
| | | | | Value Description |
| | | | | 0x1 Divide VCO (400MHZ) by 5 minimum |
| | | | | 0x2 Divide VCO (400MHZ) by 2*2 + 2 = 6 minimum |
| | | | | 0x3 Specifies a 50-MHz CPU clock with a PLL divider of 4. |
| | | | | 0x7 Specifies a 25-MHz clock with a PLL divider of 8. |
| | | | | 0x9 Specifies a 20-MHz clock with a PLL divider of 10. |
| 11:10 | MAXADC1SPD | RO | 0x3 | Max ADC1 Speed |
| | | | | This field indicates the maximum rate at which the ADC samples data. |
| | | | | Value Description |
| | | | | 0x3 1M samples/second |
| 9:8 | MAXADC0SPD | RO | 0x3 | Max ADC0 Speed |
| | | | | This field indicates the maximum rate at which the ADC samples data. |
| | | | | Value Description |
| | | | | 0x3 1M samples/second |
| 7 | MPU | RO | 1 | MPU Present |
| | | | | When set, indicates that the Cortex-M3 Memory Protection Unit (MPU) module is present. See the ARM Cortex-M3 Technical Reference Manual for details on the MPU. |
| 6 | HIB | RO | 1 | Hibernation Module Present |
| | | | | When set, indicates that the Hibernation module is present. |
| 5 | TEMPSNS | RO | 1 | Temp Sensor Present |
| | | | | When set, indicates that the on-chip temperature sensor is present. |
| 4 | PLL | RO | 1 | PLL Present |
| | | | | When set, indicates that the on-chip Phase Locked Loop (PLL) is present. |
| 3 | WDT0 | RO | 1 | Watchdog Timer 0 Present |
| | | | | When set, indicates that watchdog timer 0 is present. |
| 2 | SWO | RO | 1 | SWO Trace Port Present |
| | | | | When set, indicates that the Serial Wire Output (SWO) trace port is present. |
| 1 | SWD | RO | 1 | SWD Present |
| | | | | When set, indicates that the Serial Wire Debugger (SWD) is present. |

| Bit/Field | Name | Туре | Reset | Description |
|-----------|------|------|-------|--|
| 0 | JTAG | RO | 1 | JTAG Present |
| | | | | When set, indicates that the JTAG debugger interface is present. |

Register 18: Device Capabilities 2 (DC2), offset 0x014

This register is predefined by the part and can be used to verify features. If any bit is clear in this register, the module is not present. The corresponding bit in the RCGC0, SCGC0, and DCGC0 registers cannot be set.

Device Capabilities 2 (DC2)

Base 0x400F.E000 Offset 0x014 Type RO, reset 0x030F.5137

| | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|-------|----------|------|----------|------|--------|----------|-------|-------|------|------|------|------|----------|--------|--------|--------|
| | | | rese | rved | · · | 1 | COMP1 | COMP0 | | rese | rved | | TIMER3 | TIMER2 | TIMER1 | TIMER0 |
| Type | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| | | | | | | | | | | | | | | | | |
| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | reserved | I2C1 | reserved | I2C0 | | reserved | 1 | QEI0 | rese | rved | SSI1 | SSI0 | reserved | UART2 | UART1 | UART0 |
| Туре | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO |
| Reset | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 1 |

| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:26 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 25 | COMP1 | RO | 1 | Analog Comparator 1 Present |
| | | | | When set, indicates that analog comparator 1 is present. |
| 24 | COMP0 | RO | 1 | Analog Comparator 0 Present |
| | | | | When set, indicates that analog comparator 0 is present. |
| 23:20 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 19 | TIMER3 | RO | 1 | Timer Module 3 Present |
| | | | | When set, indicates that General-Purpose Timer module 3 is present. |
| 18 | TIMER2 | RO | 1 | Timer Module 2 Present |
| | | | | When set, indicates that General-Purpose Timer module 2 is present. |
| 17 | TIMER1 | RO | 1 | Timer Module 1 Present |
| | | | | When set, indicates that General-Purpose Timer module 1 is present. |
| 16 | TIMER0 | RO | 1 | Timer Module 0 Present |
| | | | | When set, indicates that General-Purpose Timer module 0 is present. |
| 15 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 14 | I2C1 | RO | 1 | I2C Module 1 Present |
| | | | | When set, indicates that I2C module 1 is present. |

| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 13 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 12 | I2C0 | RO | 1 | I2C Module 0 Present |
| | | | | When set, indicates that I2C module 0 is present. |
| 11:9 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 8 | QEI0 | RO | 1 | QEI Module 0 Present |
| | | | | When set, indicates that QEI module 0 is present. |
| 7:6 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 5 | SSI1 | RO | 1 | SSI Module 1 Present |
| | | | | When set, indicates that SSI module 1 is present. |
| 4 | SSI0 | RO | 1 | SSI Module 0 Present |
| | | | | When set, indicates that SSI module 0 is present. |
| 3 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 2 | UART2 | RO | 1 | UART Module 2 Present |
| | | | | When set, indicates that UART module 2 is present. |
| 1 | UART1 | RO | 1 | UART Module 1 Present |
| | | | | When set, indicates that UART module 1 is present. |
| 0 | UART0 | RO | 1 | UART Module 0 Present |
| | | | | When set, indicates that UART module 0 is present. |

Register 19: Device Capabilities 3 (DC3), offset 0x018

This register is predefined by the part and can be used to verify features. If any bit is clear in this register, the module is not present. The corresponding bit in the RCGC0, SCGC0, and DCGC0 registers cannot be set.

Device Capabilities 3 (DC3)

Base 0x400F.E000 Offset 0x018 Type RO, reset 0xBFFF.8FFF

| | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|-------|-----------|----------|----------|------|------|--------|---------|------|----------|----------|----------|----------|----------|----------|----------|----------|
| | 32KHZ | reserved | CCP5 | CCP4 | CCP3 | CCP2 | CCP1 | CCP0 | ADC0AIN7 | ADC0AIN6 | ADC0AIN5 | ADC0AIN4 | ADC0AIN3 | ADC0AIN2 | ADC0AIN1 | ADC0AIN0 |
| Type | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO |
| Reset | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | PWMFAULT | | reserved | | C10 | C1PLUS | C1MINUS | C0O | C0PLUS | C0MINUS | PWM5 | PWM4 | PWM3 | PWM2 | PWM1 | PWM0 |
| Type | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO |
| Reset | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| E | Bit/Field | | Nam | e | Ty | ре | Reset | Des | cription | | | | | | | |

| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 31 | 32KHZ | RO | 1 | 32KHz Input Clock Available |
| | | | | When set, indicates an even CCP pin is present and can be used as a 32-KHz input clock. |
| 30 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 29 | CCP5 | RO | 1 | CCP5 Pin Present |
| | | | | When set, indicates that Capture/Compare/PWM pin 5 is present. |
| 28 | CCP4 | RO | 1 | CCP4 Pin Present |
| | | | | When set, indicates that Capture/Compare/PWM pin 4 is present. |
| 27 | CCP3 | RO | 1 | CCP3 Pin Present |
| | | | | When set, indicates that Capture/Compare/PWM pin 3 is present. |
| 26 | CCP2 | RO | 1 | CCP2 Pin Present |
| | | | | When set, indicates that Capture/Compare/PWM pin 2 is present. |
| 25 | CCP1 | RO | 1 | CCP1 Pin Present |
| | | | | When set, indicates that Capture/Compare/PWM pin 1 is present. |
| 24 | CCP0 | RO | 1 | CCP0 Pin Present |
| | | | | When set, indicates that Capture/Compare/PWM pin 0 is present. |
| 23 | ADC0AIN7 | RO | 1 | ADC Module 0 AIN7 Pin Present |
| | | | | When set, indicates that ADC module 0 input pin 7 is present. |
| 22 | ADC0AIN6 | RO | 1 | ADC Module 0 AIN6 Pin Present |
| | | | | When set, indicates that ADC module 0 input pin 6 is present. |

| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 21 | ADC0AIN5 | RO | 1 | ADC Module 0 AIN5 Pin Present |
| | | | | When set, indicates that ADC module 0 input pin 5 is present. |
| 20 | ADC0AIN4 | RO | 1 | ADC Module 0 AIN4 Pin Present |
| | | | | When set, indicates that ADC module 0 input pin 4 is present. |
| 19 | ADC0AIN3 | RO | 1 | ADC Module 0 AIN3 Pin Present |
| | | | | When set, indicates that ADC module 0 input pin 3 is present. |
| 18 | ADC0AIN2 | RO | 1 | ADC Module 0 AIN2 Pin Present |
| | | | | When set, indicates that ADC module 0 input pin 2 is present. |
| 17 | ADC0AIN1 | RO | 1 | ADC Module 0 AIN1 Pin Present |
| | | | | When set, indicates that ADC module 0 input pin 1 is present. |
| 16 | ADC0AIN0 | RO | 1 | ADC Module 0 AIN0 Pin Present |
| | | | | When set, indicates that ADC module 0 input pin 0 is present. |
| 15 | PWMFAULT | RO | 1 | PWM Fault Pin Present |
| | | | | When set, indicates that a PWM Fault pin is present. See DC5 for specific Fault pins on this device. |
| 14:12 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 11 | C10 | RO | 1 | C1o Pin Present |
| | | | | When set, indicates that the analog comparator 1 output pin is present. |
| 10 | C1PLUS | RO | 1 | C1+ Pin Present |
| | | | | When set, indicates that the analog comparator 1 (+) input pin is present. |
| 9 | C1MINUS | RO | 1 | C1- Pin Present |
| | | | | When set, indicates that the analog comparator 1 (-) input pin is present. |
| 8 | C0O | RO | 1 | C0o Pin Present |
| | | | | When set, indicates that the analog comparator 0 output pin is present. |
| 7 | C0PLUS | RO | 1 | C0+ Pin Present |
| | | | | When set, indicates that the analog comparator 0 (+) input pin is present. |
| 6 | COMINUS | RO | 1 | C0- Pin Present |
| | | | | When set, indicates that the analog comparator 0 (-) input pin is present. |
| 5 | PWM5 | RO | 1 | PWM5 Pin Present |
| | | | | When set, indicates that the PWM pin 5 is present. |
| 4 | PWM4 | RO | 1 | PWM4 Pin Present |
| | | | | When set, indicates that the PWM pin 4 is present. |

| Bit/Field | Name | Type | Reset | Description |
|-----------|------|------|-------|---|
| 3 | PWM3 | RO | 1 | PWM3 Pin Present When set, indicates that the PWM pin 3 is present. |
| 2 | PWM2 | RO | 1 | PWM2 Pin Present When set, indicates that the PWM pin 2 is present. |
| 1 | PWM1 | RO | 1 | PWM1 Pin Present When set, indicates that the PWM pin 1 is present. |
| 0 | PWM0 | RO | 1 | PWM0 Pin Present When set, indicates that the PWM pin 0 is present. |


Register 20: Device Capabilities 4 (DC4), offset 0x01C

This register is predefined by the part and can be used to verify features. If any bit is clear in this register, the module is not present. The corresponding bit in the RCGC0, SCGC0, and DCGC0 registers cannot be set.

Device Capabilities 4 (DC4)

Base 0x400F.E000

Offset 0x01C Type RO, reset 0x0004.F01F



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 31:19 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 18 | PICAL | RO | 1 | PIOSC Calibrate |
| | | | | When set, indicates that the PIOSC can be calibrated by software. |
| 17:16 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 15 | CCP7 | RO | 1 | CCP7 Pin Present |
| | | | | When set, indicates that Capture/Compare/PWM pin 7 is present. |
| 14 | CCP6 | RO | 1 | CCP6 Pin Present |
| | | | | When set, indicates that Capture/Compare/PWM pin 6 is present. |
| 13 | UDMA | RO | 1 | Micro-DMA Module Present |
| | | | | When set, indicates that the micro-DMA module present. |
| 12 | ROM | RO | 1 | Internal Code ROM Present |
| | | | | When set, indicates that internal code ROM is present. |
| 11:5 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 4 | GPIOE | RO | 1 | GPIO Port E Present |
| | | | | When set, indicates that GPIO Port E is present. |
| 3 | GPIOD | RO | 1 | GPIO Port D Present |
| | | | | When set, indicates that GPIO Port D is present. |

| Bit/Field | Name | Type | Reset | Description |
|-----------|-------|------|-------|--|
| 2 | GPIOC | RO | 1 | GPIO Port C Present |
| | | | | When set, indicates that GPIO Port C is present. |
| 1 | GPIOB | RO | 1 | GPIO Port B Present |
| | | | | When set, indicates that GPIO Port B is present. |
| 0 | GPIOA | RO | 1 | GPIO Port A Present |
| | | | | When set, indicates that GPIO Port A is present. |

Register 21: Device Capabilities 5 (DC5), offset 0x020

This register is predefined by the part and can be used to verify features. If any bit is clear in this register, the module is not present. The corresponding bit in the RCGC0, SCGC0, and DCGC0 registers cannot be set.

Device Capabilities 5 (DC5)

Base 0x400F.E000 Offset 0x020 Type RO, reset 0x0F30.003F

| | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|-------|----|------|------|----|-----------|-----------|-----------|-----------|------|------|---------|----------|------|------|------|------|
| | | rese | rved | | PWMFAULT3 | PWMFAULT2 | PWMFAULT1 | PWMFAULT0 | rese | rved | PWMEFLT | PWMESYNC | | rese | rved | |
| Type | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO |
| Reset | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 |
| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | | | | rese | rved | ' | ' ' | | | PWM5 | PWM4 | PWM3 | PWM2 | PWM1 | PWM0 |
| Туре | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 |

| Bit/Field | Name | Туре | Reset | Description |
|-----------|-----------|------|-------|---|
| 31:28 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 27 | PWMFAULT3 | RO | 1 | PWM Fault 3 Pin Present When set, indicates that the PWM Fault 3 pin is present. |
| 26 | PWMFAULT2 | RO | 1 | PWM Fault 2 Pin Present When set, indicates that the PWM Fault 2 pin is present. |
| 25 | PWMFAULT1 | RO | 1 | PWM Fault 1 Pin Present When set, indicates that the PWM Fault 1 pin is present. |
| 24 | PWMFAULT0 | RO | 1 | PWM Fault 0 Pin Present When set, indicates that the PWM Fault 0 pin is present. |
| 23:22 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 21 | PWMEFLT | RO | 1 | PWM Extended Fault Active When set, indicates that the PWM Extended Fault feature is active. |
| 20 | PWMESYNC | RO | 1 | PWM Extended SYNC Active When set, indicates that the PWM Extended SYNC feature is active. |
| 19:6 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 5 | PWM5 | RO | 1 | PWM5 Pin Present When set, indicates that the PWM pin 5 is present. |

| Bit/Field | Name | Type | Reset | Description |
|-----------|------|------|-------|--|
| 4 | PWM4 | RO | 1 | PWM4 Pin Present |
| | | | | When set, indicates that the PWM pin 4 is present. |
| 3 | PWM3 | RO | 1 | PWM3 Pin Present |
| | | | | When set, indicates that the PWM pin 3 is present. |
| 2 | PWM2 | RO | 1 | PWM2 Pin Present |
| | | | | When set, indicates that the PWM pin 2 is present. |
| 1 | PWM1 | RO | 1 | PWM1 Pin Present |
| | | | | When set, indicates that the PWM pin 1 is present. |
| 0 | PWM0 | RO | 1 | PWM0 Pin Present |
| | | | | When set, indicates that the PWM pin 0 is present. |


Register 22: Device Capabilities 6 (DC6), offset 0x024

This register is predefined by the part and can be used to verify features. If any bit is clear in this register, the module is not present. The corresponding bit in the RCGC0, SCGC0, and DCGC0 registers cannot be set.

Device Capabilities 6 (DC6)

Base 0x400F.E000

Offset 0x024 Type RO, reset 0x0000.0013



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:5 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 4 | USB0PHY | RO | 1 | USB Module 0 PHY Present When set, indicates that the USB module 0 PHY is present. |
| | | | | When set, indicates that the sets module of the leptesent. |
| 3:2 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 1:0 | USB0 | RO | 0x3 | USB Module 0 Present |

Thie field indicates that USB module 0 is present and specifies its capability.

Value Description 0x3 USB0 is OTG.

Register 23: Device Capabilities 7 (DC7), offset 0x028

This register is predefined by the part and can be used to verify uDMA channel features. A 1 indicates the channel is available on this device; a 0 that the channel is only available on other devices in the family. Most channels have primary and alternate assignments. If the primary function is not available on this microcontroller, the alternate function becomes the primary function. If the alternate function is not available, the primary function is the only option.

Device Capabilities 7 (DC7)

Base 0x400F.E000 Offset 0x028 Type RO, reset 0xFFFF.FFF

Bit/Field

Name

Type

Reset

| | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|-------|----------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|
| | reserved | DMACH30 | DMACH29 | DMACH28 | DMACH27 | DMACH26 | DMACH25 | DMACH24 | DMACH23 | DMACH22 | DMACH21 | DMACH20 | DMACH19 | DMACH18 | DMACH17 | DMACH16 |
| Type | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO |
| Reset | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| | | | | | | | | | | | | | | | | |
| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | DMACH15 | DMACH14 | DMACH13 | DMACH12 | DMACH11 | DMACH10 | DMACH9 | DMACH8 | DMACH7 | DMACH6 | DMACH5 | DMACH4 | DMACH3 | DMACH2 | DMACH1 | DMACH0 |
| Type | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO |
| Reset | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

Description

| | | .) - | | |
|----|----------|---------|---|--|
| 31 | reserved | RO | 1 | Reserved |
| | | | | Reserved for uDMA channel 31. |
| 30 | DMACH30 | RO | 1 | SW |
| | | | | When set, indicates uDMA channel 30 is available for software transfers. |
| 29 | DMACH29 | RO | 1 | I2S0_TX / CAN1_TX |
| | | | | When set, indicates uDMA channel 29 is available and connected to the transmit path of I2S module 0. If the corresponding bit in the DMACHALT register is set, the channel is connected instead to the alternate channel assignment of CAN module 1 transmit. |
| 28 | DMACH28 | RO | 1 | 12S0_RX / CAN1_RX |
| | | | | When set, indicates uDMA channel 28 is available and connected to the receive path of I2S module 0. If the corresponding bit in the DMACHALT register is set, the channel is connected instead to the alternate channel assignment of CAN module 1 receive. |
| 27 | DMACH27 | RO | 1 | CAN1_TX / ADC1_SS3 |
| | | | | When set, indicates uDMA channel 27 is available and connected to the transmit path of CAN module 1. If the corresponding bit in the DMACHALT register is set, the channel is connected instead to the alternate channel assignment of ADC module 1 Sample Sequencer 3. |
| 26 | DMACH26 | RO | 1 | CAN1_RX / ADC1_SS2 |
| | | | | |

When set, indicates uDMA channel 26 is available and connected to the receive path of CAN module 1. If the corresponding bit in the **DMACHALT** register is set, the channel is connected instead to the alternate channel assignment of ADC module 1 Sample Sequencer 2.

| Bit/Field | Name | Туре | Reset | Description |
|-----------|---------|------|-------|--|
| 25 | DMACH25 | RO | 1 | SSI1_TX / ADC1_SS1 |
| | | | | When set, indicates uDMA channel 25 is available and connected to the transmit path of SSI module 1. If the corresponding bit in the DMACHALT register is set, the channel is connected instead to the alternate channel assignment of ADC module 1 Sample Sequencer 1. |
| 24 | DMACH24 | RO | 1 | SSI1_RX / ADC1_SS0 |
| | | | | When set, indicates uDMA channel 24 is available and connected to the receive path of SSI module 1. If the corresponding bit in the DMACHALT register is set, the channel is connected instead to the alternate channel assignment of ADC module 1 Sample Sequencer 0. |
| 23 | DMACH23 | RO | 1 | UART1_TX / CAN2_TX |
| | | | | When set, indicates uDMA channel 23 is available and connected to the transmit path of UART module 1. If the corresponding bit in the DMACHALT register is set, the channel is connected instead to the alternate channel assignment of CAN module 2 transmit. |
| 22 | DMACH22 | RO | 1 | UART1_RX / CAN2_RX |
| | | | | When set, indicates uDMA channel 22 is available and connected to the receive path of UART module 1. If the corresponding bit in the DMACHALT register is set, the channel is connected instead to the alternate channel assignment of CAN module 2 receive. |
| 21 | DMACH21 | RO | 1 | Timer1B / EPI0_WFIFO |
| | | | | When set, indicates uDMA channel 21 is available and connected to Timer 1B. |
| 20 | DMACH20 | RO | 1 | Timer1A / EPI0_NBRFIFO |
| | | | | When set, indicates uDMA channel 20 is available and connected to Timer 1A. |
| 19 | DMACH19 | RO | 1 | Timer0B / Timer1B |
| | | | | When set, indicates uDMA channel 19 is available and connected to Timer 0B. If the corresponding bit in the DMACHALT register is set, the channel is connected instead to the alternate channel assignment of Timer 1B. |
| 18 | DMACH18 | RO | 1 | Timer0A / Timer1A |
| | | | | When set, indicates uDMA channel 18 is available and connected to Timer 0A. If the corresponding bit in the DMACHALT register is set, the channel is connected instead to the alternate channel assignment of Timer 1A. |
| 17 | DMACH17 | RO | 1 | ADC0_SS3 |
| | | | | When set, indicates uDMA channel 17 is available and connected to ADC module 0 Sample Sequencer 3. |
| 16 | DMACH16 | RO | 1 | ADC0_SS2 |
| | | | | When set, indicates uDMA channel 16 is available and connected to ADC module 0 Sample Sequencer 2. |

| Bit/Field | Name | Туре | Reset | Description |
|-----------|---------|------|-------|---|
| 15 | DMACH15 | RO | 1 | ADC0_SS1 / Timer2B |
| | | | | When set, indicates uDMA channel 15 is available and connected to ADC module 0 Sample Sequencer 1. If the corresponding bit in the DMACHALT register is set, the channel is connected instead to the alternate channel assignment of Timer 2B. |
| 14 | DMACH14 | RO | 1 | ADC0_SS0 / Timer2A |
| | | | | When set, indicates uDMA channel 14 is available and connected to ADC module 0 Sample Sequencer 0. If the corresponding bit in the DMACHALT register is set, the channel is connected instead to the alternate channel assignment of Timer 2A. |
| 13 | DMACH13 | RO | 1 | CAN0_TX / UART2_TX |
| | | | | When set, indicates uDMA channel 13 is available and connected to the transmit path of CAN module 0. If the corresponding bit in the DMACHALT register is set, the channel is connected instead to the alternate channel assignment of UART module 2 transmit. |
| 12 | DMACH12 | RO | 1 | CAN0_RX / UART2_RX |
| | | | | When set, indicates uDMA channel 12 is available and connected to the receive path of CAN module 0. If the corresponding bit in the DMACHALT register is set, the channel is connected instead to the alternate channel assignment of UART module 2 receive. |
| 11 | DMACH11 | RO | 1 | SSI0_TX/SSI1_TX |
| | | | | When set, indicates uDMA channel 11 is available and connected to the transmit path of SSI module 0. If the corresponding bit in the DMACHALT register is set, the channel is connected instead to the alternate channel assignment of SSI module 1 transmit. |
| 10 | DMACH10 | RO | 1 | SSI0_RX / SSI1_RX |
| | | | | When set, indicates uDMA channel 10 is available and connected to the receive path of SSI module 0. If the corresponding bit in the DMACHALT register is set, the channel is connected instead to the alternate channel assignment of SSI module 1 receive. |
| 9 | DMACH9 | RO | 1 | UART0_TX / UART1_TX |
| | | | | When set, indicates uDMA channel 9 is available and connected to the transmit path of UART module 0. If the corresponding bit in the DMACHALT register is set, the channel is connected instead to the alternate channel assignment of UART module 1 transmit. |
| 8 | DMACH8 | RO | 1 | UART0_RX / UART1_RX |
| | | | | When set, indicates uDMA channel 8 is available and connected to the receive path of UART module 0. If the corresponding bit in the DMACHALT register is set, the channel is connected instead to the alternate channel assignment of UART module 1 receive. |
| 7 | DMACH7 | RO | 1 | ETH_TX / Timer2B |
| | | | | When set, indicates uDMA channel 7 is available and connected to the transmit path of the Ethernet module. If the corresponding bit in the DMACHALT register is set, the channel is connected instead to the alternate channel assignment of Timer 2B. |

| Bit/Field | Name | Туре | Reset | Description |
|-----------|--------|------|-------|--|
| 6 | DMACH6 | RO | 1 | ETH_RX / Timer2A |
| | | | | When set, indicates uDMA channel 6 is available and connected to the receive path of the Ethernet module. If the corresponding bit in the DMACHALT register is set, the channel is connected instead to the alternate channel assignment of Timer 2A. |
| 5 | DMACH5 | RO | 1 | USB_EP3_TX / Timer2B |
| | | | | When set, indicates uDMA channel 5 is available and connected to the transmit path of USB endpoint 3. If the corresponding bit in the DMACHALT register is set, the channel is connected instead to the alternate channel assignment of Timer 2B. |
| 4 | DMACH4 | RO | 1 | USB_EP3_RX / Timer2A |
| | | | | When set, indicates uDMA channel 4 is available and connected to the receive path of USB endpoint 3. If the corresponding bit in the DMACHALT register is set, the channel is connected instead to the alternate channel assignment of Timer 2A. |
| 3 | DMACH3 | RO | 1 | USB_EP2_TX / Timer3B |
| | | | | When set, indicates uDMA channel 3 is available and connected to the transmit path of USB endpoint 2. If the corresponding bit in the DMACHALT register is set, the channel is connected instead to the alternate channel assignment of Timer 3B. |
| 2 | DMACH2 | RO | 1 | USB_EP2_RX / Timer3A |
| | | | | When set, indicates uDMA channel 2 is available and connected to the receive path of USB endpoint 2. If the corresponding bit in the DMACHALT register is set, the channel is connected instead to the alternate channel assignment of Timer 3A. |
| 1 | DMACH1 | RO | 1 | USB_EP1_TX / UART2_TX |
| | | | | When set, indicates uDMA channel 1 is available and connected to the transmit path of USB endpoint 1. If the corresponding bit in the DMACHALT register is set, the channel is connected instead to the alternate channel assignment of UART module 2 transmit. |
| 0 | DMACH0 | RO | 1 | USB_EP1_RX / UART2_RX |
| | | | | When set, indicates uDMA channel 0 is available and connected to the receive path of USB endpoint 1. If the corresponding bit in the DMACHALT register is set, the channel is connected instead to the alternate channel assignment of UART module 2 receive. |

Register 24: Device Capabilities 8 ADC Channels (DC8), offset 0x02C

This register is predefined by the part and can be used to verify features.

Device Capabilities 8 ADC Channels (DC8)

Base 0x400F.E000

Offset 0x02C Type RO, reset 0x00FF.00FF

| | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|-------|----|----|----|------|-----------|----|----|----|----------|----------|----------|----------|----------|----------|----------|----------|
| | | 1 | ' | rese | rved • | 1 | 1 | 1 | ADC1AIN7 | ADC1AIN6 | ADC1AIN5 | ADC1AIN4 | ADC1AIN3 | ADC1AIN2 | ADC1AIN1 | ADC1AIN0 |
| Type | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| | | | | | | | | | | | | | | | | |
| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | 1 | 1 | rese | rved • | 1 | 1 | 1 | ADC0AIN7 | ADC0AIN6 | ADC0AIN5 | ADC0AIN4 | ADC0AIN3 | ADC0AIN2 | ADC0AIN1 | ADC0AIN0 |
| Type | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

| Bit/Field | Name | Type | Reset | Description |
|-----------|-----------|------|-------|---|
| 31:24 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 23 | ADC1AIN7 | RO | 1 | ADC Module 1 AIN7 Pin Present When set, indicates that ADC module 1 input pin 7 is present. |
| 22 | ADC1AIN6 | RO | 1 | ADC Module 1 AIN6 Pin Present |
| 21 | ADC1AIN5 | RO | 1 | When set, indicates that ADC module 1 input pin 6 is present. ADC Module 1 AIN5 Pin Present |
| 20 | ADC1AIN4 | RO | 1 | When set, indicates that ADC module 1 input pin 5 is present. ADC Module 1 AIN4 Pin Present |
| 19 | ADC1AIN3 | RO | 1 | When set, indicates that ADC module 1 input pin 4 is present. ADC Module 1 AIN3 Pin Present |
| 18 | ADC1AIN2 | RO | 1 | When set, indicates that ADC module 1 input pin 3 is present. ADC Module 1 AIN2 Pin Present |
| 47 | ADC/AIN/A | DO | 4 | When set, indicates that ADC module 1 input pin 2 is present. |
| 17 | ADC1AIN1 | RO | 1 | ADC Module 1 AIN1 Pin Present When set, indicates that ADC module 1 input pin 1 is present. |
| 16 | ADC1AIN0 | RO | 1 | ADC Module 1 AIN0 Pin Present When set, indicates that ADC module 1 input pin 0 is present. |
| 15:8 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7 | ADC0AIN7 | RO | 1 | ADC Module 0 AIN7 Pin Present When set, indicates that ADC module 0 input pin 7 is present. |

| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|--|
| 6 | ADC0AIN6 | RO | 1 | ADC Module 0 AIN6 Pin Present When set, indicates that ADC module 0 input pin 6 is present. |
| 5 | ADC0AIN5 | RO | 1 | ADC Module 0 AIN5 Pin Present When set, indicates that ADC module 0 input pin 5 is present. |
| 4 | ADC0AIN4 | RO | 1 | ADC Module 0 AIN4 Pin Present When set, indicates that ADC module 0 input pin 4 is present. |
| 3 | ADC0AIN3 | RO | 1 | ADC Module 0 AIN3 Pin Present When set, indicates that ADC module 0 input pin 3 is present. |
| 2 | ADC0AIN2 | RO | 1 | ADC Module 0 AIN2 Pin Present When set, indicates that ADC module 0 input pin 2 is present. |
| 1 | ADC0AIN1 | RO | 1 | ADC Module 0 AIN1 Pin Present When set, indicates that ADC module 0 input pin 1 is present. |
| 0 | ADC0AIN0 | RO | 1 | ADC Module 0 AIN0 Pin Present When set, indicates that ADC module 0 input pin 0 is present. |


Register 25: Device Capabilities 9 ADC Digital Comparators (DC9), offset 0x190

This register is predefined by the part and can be used to verify features.

Device Capabilities 9 ADC Digital Comparators (DC9)

Base 0x400F.E000

Offset 0x190 Type RO, reset 0x00FF.00FF



| Bit/Field | Name | Туре | Reset | Description |
|-----------|---------|------|-------|--|
| 6 | ADC0DC6 | RO | 1 | ADC0 DC6 Present When set, indicates that ADC module 0 Digital Comparator 6 is present. |
| 5 | ADC0DC5 | RO | 1 | ADC0 DC5 Present When set, indicates that ADC module 0 Digital Comparator 5 is present. |
| 4 | ADC0DC4 | RO | 1 | ADC0 DC4 Present When set, indicates that ADC module 0 Digital Comparator 4 is present. |
| 3 | ADC0DC3 | RO | 1 | ADC0 DC3 Present When set, indicates that ADC module 0 Digital Comparator 3 is present. |
| 2 | ADC0DC2 | RO | 1 | ADC0 DC2 Present When set, indicates that ADC module 0 Digital Comparator 2 is present. |
| 1 | ADC0DC1 | RO | 1 | ADC0 DC1 Present When set, indicates that ADC module 0 Digital Comparator 1 is present. |
| 0 | ADC0DC0 | RO | 1 | ADC0 DC0 Present When set, indicates that ADC module 0 Digital Comparator 0 is present. |


Register 26: Non-Volatile Memory Information (NVMSTAT), offset 0x1A0

This register is predefined by the part and can be used to verify features.

Non-Volatile Memory Information (NVMSTAT)

Base 0x400F.E000 Offset 0x1A0

Type RO, reset 0x0000.0001



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:1 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 0 | E\A/D | PΩ | 1 | 32 Word Flash Write Buffer Active |

When set, indicates that the 32 word Flash memory write buffer feature is active.

Register 27: Run Mode Clock Gating Control Register 0 (RCGC0), offset 0x100

This register controls the clock gating logic in normal Run mode. Each bit controls a clock enable for a given interface, function, or module. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled (saving power). If the module is unclocked, reads or writes to the module generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional modules are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or modules to control. This configuration is implemented to assure reasonable code compatibility with other family and future parts. **RCGC0** is the clock configuration register for running operation, **SCGC0** for Sleep operation, and **DCGC0** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Run Mode Clock Gating Control Register 0 (RCGC0)

Base 0x400F.E000 Offset 0x100

| _ | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|-------|----|----------|-----|------|-------|----------|-------|-------|----------|----------|------|------|------|------|----------|------|
| | | reserved | | WDT1 | | reserved | | CAN0 | | reserved | | PWM | rese | rved | ADC1 | ADC0 |
| Type | RO | RO | RO | R/W | RO | RO | RO | R/W | RO | RO | RO | R/W | RO | RO | R/W | R/W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | | | | | | | | | | | | | | | | |
| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | reser | ved | | MAXAD | C1SPD | MAXAD | COSPD | reserved | HIB | rese | rved | WDT0 | | reserved | |
| Туре | RO | RO | RO | RO | R/W | R/W | R/W | R/W | RO | R/W | RO | RO | R/W | RO | RO | RO |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|--|
| 31:29 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 28 | WDT1 | R/W | 0 | WDT1 Clock Gating Control |
| | | | | This bit controls the clock gating for the Watchdog Timer module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault. |
| 27:25 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 24 | CAN0 | R/W | 0 | CAN0 Clock Gating Control |
| | | | | This bit controls the clock gating for CAN module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault. |
| 23:21 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |

| Bit/Field | Name | Туре | Reset | Description |
|-----------|------------|------|-------|---|
| 20 | PWM | R/W | 0 | PWM Clock Gating Control |
| | | | | This bit controls the clock gating for the PWM module. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault. |
| 19:18 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 17 | ADC1 | R/W | 0 | ADC1 Clock Gating Control |
| | | | | This bit controls the clock gating for SAR ADC module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault. |
| 16 | ADC0 | R/W | 0 | ADC0 Clock Gating Control |
| | | | | This bit controls the clock gating for ADC module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault. |
| 15:12 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 11:10 | MAXADC1SPD | R/W | 0 | ADC1 Sample Speed |
| | | | | This field sets the rate at which ADC module 1 samples data. You cannot set the rate higher than the maximum rate. You can set the sample rate by setting the MAXADC1SPD bit as follows (all other encodings are reserved): |
| | | | | Value Description |
| | | | | 0x3 1M samples/second |
| | | | | 0x2 500K samples/second |
| | | | | 0x1 250K samples/second |
| | | | | 0x0 125K samples/second |
| 9:8 | MAXADC0SPD | R/W | 0 | ADC0 Sample Speed |
| | | | | This field sets the rate at which ADC0 samples data. You cannot set the rate higher than the maximum rate. You can set the sample rate by setting the MAXADC0SPD bit as follows (all other encodings are reserved): |
| | | | | Value Description |
| | | | | 0x3 1M samples/second |
| | | | | 0x2 500K samples/second |
| | | | | 0x1 250K samples/second |
| | | | | 0x0 125K samples/second |
| 7 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |

| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|--|
| 6 | HIB | R/W | 1 | HIB Clock Gating Control |
| | | | | This bit controls the clock gating for the Hibernation module. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault. |
| 5:4 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 3 | WDT0 | R/W | 0 | WDT0 Clock Gating Control |
| | | | | This bit controls the clock gating for the Watchdog Timer module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault. |
| 2:0 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |

Register 28: Sleep Mode Clock Gating Control Register 0 (SCGC0), offset 0x110

This register controls the clock gating logic in Sleep mode. Each bit controls a clock enable for a given interface, function, or module. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled (saving power). If the module is unclocked, reads or writes to the module generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional modules are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or modules to control. This configuration is implemented to assure reasonable code compatibility with other family and future parts. **RCGC0** is the clock configuration register for running operation, **SCGC0** for Sleep operation, and **DCGC0** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Sleep Mode Clock Gating Control Register 0 (SCGC0)

Base 0x400F.E000 Offset 0x110

| | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|-------|----|----------|------|------|-------|----------|-------|-------|----------|----------|------|------|------|------|----------|------|
| | | reserved | | WDT1 | | reserved | | CAN0 | | reserved | | PWM | rese | rved | ADC1 | ADC0 |
| Туре | RO | RO | RO | R/W | RO | RO | RO | R/W | RO | RO | RO | R/W | RO | RO | R/W | R/W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | | | | | | | | | | | | | | | | |
| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | rese | rved | | MAXAD | C1SPD | MAXAD | COSPD | reserved | HIB | rese | rved | WDT0 | | reserved | |
| Туре | RO | RO | RO | RO | R/W | R/W | R/W | R/W | RO | R/W | RO | RO | R/W | RO | RO | RO |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|--|
| 31:29 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 28 | WDT1 | R/W | 0 | WDT1 Clock Gating Control |
| | | | | This bit controls the clock gating for Watchdog Timer module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault. |
| 27:25 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 24 | CAN0 | R/W | 0 | CAN0 Clock Gating Control |
| | | | | This bit controls the clock gating for CAN module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault. |
| 23:21 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |

| Bit/Field | Name | Туре | Reset | Description |
|-----------|------------|------|-------|---|
| 20 | PWM | R/W | 0 | PWM Clock Gating Control |
| | | | | This bit controls the clock gating for the PWM module. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault. |
| 19:18 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 17 | ADC1 | R/W | 0 | ADC1 Clock Gating Control |
| | | | | This bit controls the clock gating for ADC module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault. |
| 16 | ADC0 | R/W | 0 | ADC0 Clock Gating Control |
| | | | | This bit controls the clock gating for ADC module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault. |
| 15:12 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 11:10 | MAXADC1SPD | R/W | 0 | ADC1 Sample Speed |
| | | | | This field sets the rate at which ADC module 1 samples data. You cannot set the rate higher than the maximum rate. You can set the sample rate by setting the MAXADC1SPD bit as follows (all other encodings are reserved): |
| | | | | Value Description |
| | | | | 0x3 1M samples/second |
| | | | | 0x2 500K samples/second |
| | | | | 0x1 250K samples/second |
| | | | | 0x0 125K samples/second |
| 9:8 | MAXADC0SPD | R/W | 0 | ADC0 Sample Speed |
| | | | | This field sets the rate at which ADC module 0 samples data. You cannot set the rate higher than the maximum rate. You can set the sample rate by setting the MAXADCOSPD bit as follows (all other encodings are reserved): |
| | | | | Value Description |
| | | | | 0x3 1M samples/second |
| | | | | 0x2 500K samples/second |
| | | | | 0x1 250K samples/second |
| | | | | 0x0 125K samples/second |
| | | | | |

| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|--|
| 7 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 6 | HIB | R/W | 1 | HIB Clock Gating Control |
| | | | | This bit controls the clock gating for the Hibernation module. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault. |
| 5:4 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 3 | WDT0 | R/W | 0 | WDT0 Clock Gating Control |
| | | | | This bit controls the clock gating for the Watchdog Timer module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault. |
| 2:0 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |

Register 29: Deep Sleep Mode Clock Gating Control Register 0 (DCGC0), offset 0x120

This register controls the clock gating logic in Deep-Sleep mode. Each bit controls a clock enable for a given interface, function, or module. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled (saving power). If the module is unclocked, reads or writes to the module generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional modules are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or modules to control. This configuration is implemented to assure reasonable code compatibility with other family and future parts. **RCGC0** is the clock configuration register for running operation, **SCGC0** for Sleep operation, and **DCGC0** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Deep Sleep Mode Clock Gating Control Register 0 (DCGC0)

Base 0x400F.E000 Offset 0x120

| | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|-------|----|----------|----|------|----------|----------|----|------|----|----------|------|------|------|------|----------|------|
| | | reserved | | WDT1 | ı | reserved | | CAN0 | | reserved | | PWM | rese | rved | ADC1 | ADC0 |
| Туре | RO | RO | RO | R/W | RO | RO | RO | R/W | RO | RO | RO | R/W | RO | RO | R/W | R/W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | | | | | | | | | | | | | | | | |
| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | 1 1 | | | reserved | 1 | | | | HIB | rese | rved | WDT0 | | reserved | |
| Туре | RO | RO | RO | RO | RO | RO | RO | RO | RO | R/W | RO | RO | R/W | RO | RO | RO |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|--|
| 31:29 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 28 | WDT1 | R/W | 0 | WDT1 Clock Gating Control |
| | | | | This bit controls the clock gating for the Watchdog Timer module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault. |
| 27:25 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 24 | CAN0 | R/W | 0 | CAN0 Clock Gating Control |
| | | | | This bit controls the clock gating for CAN module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault. |
| 23:21 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |

| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|--|
| 20 | PWM | R/W | 0 | PWM Clock Gating Control |
| | | | | This bit controls the clock gating for the PWM module. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault. |
| 19:18 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 17 | ADC1 | R/W | 0 | ADC1 Clock Gating Control |
| | | | | This bit controls the clock gating for ADC module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault. |
| 16 | ADC0 | R/W | 0 | ADC0 Clock Gating Control |
| | | | | This bit controls the clock gating for ADC module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault. |
| 15:7 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 6 | HIB | R/W | 1 | HIB Clock Gating Control |
| | | | | This bit controls the clock gating for the Hibernation module. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault. |
| 5:4 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 3 | WDT0 | R/W | 0 | WDT0 Clock Gating Control |
| | | | | This bit controls the clock gating for the Watchdog Timer module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault. |
| 2:0 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |

Register 30: Run Mode Clock Gating Control Register 1 (RCGC1), offset 0x104

This register controls the clock gating logic in normal Run mode. Each bit controls a clock enable for a given interface, function, or module. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled (saving power). If the module is unclocked, reads or writes to the module generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional modules are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or modules to control. This configuration is implemented to assure reasonable code compatibility with other family and future parts. **RCGC1** is the clock configuration register for running operation, **SCGC1** for Sleep operation, and **DCGC1** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

23

22

21

20

19

18

17

16

Run Mode Clock Gating Control Register 1 (RCGC1)

28

27

R/W

RO

R/W

0

0

0

26

25

29

COMP0

reserved

TIMER3

Base 0x400F.E000 Offset 0x104

31

24

23:20

19

Type R/W, reset 0x00000000

30

| | ' | | rese | rved | . ' | | COMP1 | COMP0 | | rese | rved | | TIMER3 | TIMER2 | TIMER1 | TIMER0 |
|------------|-----------|---------|----------|---------|---------|----------|----------|----------|------------|---------------------------------|-----------|-----------|----------|----------|----------|----------|
| Type Reset | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | R/W 0 | R/W 0 | RO 0 | RO 0 | RO 0 | RO 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 |
| Reset | U | U | | U | U | U | U | U | U | U | U | U | U | U | U | U |
| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | reserved | I2C1 | reserved | I2C0 | ' | reserved | | QEI0 | rese | erved | SSI1 | SSI0 | reserved | UART2 | UART1 | UART0 |
| Туре | RO | R/W | RO | R/W | RO | RO | RO | R/W | RO | RO | R/W | R/W | RO | R/W | R/W | R/W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| E | Bit/Field | | Nam | e | Тур | ре | Reset | Des | cription | | | | | | | |
| | 31:26 | | reserv | ed . | R | 0 | 0 | com | patibility | ould not of with futuoross a re | ıre produ | ucts, the | value of | a reserv | | |
| | 25 | | COM | P1 | R/ | W | 0 | Ana | log Con | parator 1 | Clock (| Sating | | | | |

24

unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.

Analog Comparator 0 Clock Gating

This bit controls the clock gating for analog comparator 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.

This bit controls the clock gating for analog comparator 1. If set, the module receives a clock and functions. Otherwise, the module is

Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Timer 3 Clock Gating Control

This bit controls the clock gating for General-Purpose Timer module 3. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.

| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 18 | TIMER2 | R/W | 0 | Timer 2 Clock Gating Control |
| | | | | This bit controls the clock gating for General-Purpose Timer module 2. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault. |
| 17 | TIMER1 | R/W | 0 | Timer 1 Clock Gating Control |
| | | | | This bit controls the clock gating for General-Purpose Timer module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault. |
| 16 | TIMER0 | R/W | 0 | Timer 0 Clock Gating Control |
| | | | | This bit controls the clock gating for General-Purpose Timer module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault. |
| 15 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 14 | I2C1 | R/W | 0 | I2C1 Clock Gating Control |
| | | | | This bit controls the clock gating for I2C module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault. |
| 13 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 12 | I2C0 | R/W | 0 | I2C0 Clock Gating Control |
| | | | | This bit controls the clock gating for I2C module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault. |
| 11:9 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 8 | QEI0 | R/W | 0 | QEI0 Clock Gating Control |
| | | | | This bit controls the clock gating for QEI module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault. |
| 7:6 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |

| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|--|
| 5 | SSI1 | R/W | 0 | SSI1 Clock Gating Control |
| | | | | This bit controls the clock gating for SSI module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault. |
| 4 | SSI0 | R/W | 0 | SSI0 Clock Gating Control |
| | | | | This bit controls the clock gating for SSI module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault. |
| 3 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 2 | UART2 | R/W | 0 | UART2 Clock Gating Control |
| | | | | This bit controls the clock gating for UART module 2. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault. |
| 1 | UART1 | R/W | 0 | UART1 Clock Gating Control |
| | | | | This bit controls the clock gating for UART module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault. |
| 0 | UART0 | R/W | 0 | UART0 Clock Gating Control |
| | | | | This bit controls the clock gating for UART module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault. |

Register 31: Sleep Mode Clock Gating Control Register 1 (SCGC1), offset 0x114

This register controls the clock gating logic in Sleep mode. Each bit controls a clock enable for a given interface, function, or module. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled (saving power). If the module is unclocked, reads or writes to the module generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional modules are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or modules to control. This configuration is implemented to assure reasonable code compatibility with other family and future parts. **RCGC1** is the clock configuration register for running operation, **SCGC1** for Sleep operation, and **DCGC1** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Sleep Mode Clock Gating Control Register 1 (SCGC1)

Base 0x400F.E000 Offset 0x114

Type R/W, reset 0x00000000

| | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|-------|----------|------|----------|------|----|----------|-------|-------|------|------|------|------|----------|--------|--------|--------|
| | | | rese | rved | | | COMP1 | COMP0 | ' | rese | rved | | TIMER3 | TIMER2 | TIMER1 | TIMER0 |
| Type | RO | RO | RO | RO | RO | RO | R/W | R/W | RO | RO | RO | RO | R/W | R/W | R/W | R/W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | | | | | | | | | | | | | | | | |
| _ | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | reserved | I2C1 | reserved | I2C0 | | reserved | | QEI0 | rese | rved | SSI1 | SSI0 | reserved | UART2 | UART1 | UART0 |
| Туре | RO | R/W | RO | R/W | RO | RO | RO | R/W | RO | RO | R/W | R/W | RO | R/W | R/W | R/W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|--|
| 31:26 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 25 | COMP1 | R/W | 0 | Analog Comparator 1 Clock Gating |
| | | | | This bit controls the clock gating for analog comparator 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault. |
| 24 | COMP0 | R/W | 0 | Analog Comparator 0 Clock Gating |
| | | | | This bit controls the clock gating for analog comparator 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault. |
| 23:20 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 19 | TIMER3 | R/W | 0 | Timer 3 Clock Gating Control |
| | | | | This bit controls the clock gating for General-Purpose Timer module 3. If set, the module receives a clock and functions. Otherwise, the module |

is unclocked and disabled. If the module is unclocked, a read or write

to the module generates a bus fault.

| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 18 | TIMER2 | R/W | 0 | Timer 2 Clock Gating Control |
| | | | | This bit controls the clock gating for General-Purpose Timer module 2. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault. |
| 17 | TIMER1 | R/W | 0 | Timer 1 Clock Gating Control |
| | | | | This bit controls the clock gating for General-Purpose Timer module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault. |
| 16 | TIMER0 | R/W | 0 | Timer 0 Clock Gating Control |
| | | | | This bit controls the clock gating for General-Purpose Timer module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault. |
| 15 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 14 | I2C1 | R/W | 0 | I2C1 Clock Gating Control |
| | | | | This bit controls the clock gating for I2C module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault. |
| 13 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 12 | I2C0 | R/W | 0 | I2C0 Clock Gating Control |
| | | | | This bit controls the clock gating for I2C module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault. |
| 11:9 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 8 | QEI0 | R/W | 0 | QEI0 Clock Gating Control |
| | | | | This bit controls the clock gating for QEI module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault. |
| 7:6 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |

| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|--|
| 5 | SSI1 | R/W | 0 | SSI1 Clock Gating Control This bit controls the clock gating for SSI module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault. |
| 4 | SSI0 | R/W | 0 | SSI0 Clock Gating Control This bit controls the clock gating for SSI module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault. |
| 3 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 2 | UART2 | R/W | 0 | UART2 Clock Gating Control This bit controls the clock gating for UART module 2. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault. |
| 1 | UART1 | R/W | 0 | UART1 Clock Gating Control This bit controls the clock gating for UART module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault. |
| 0 | UART0 | R/W | 0 | UART0 Clock Gating Control This bit controls the clock gating for UART module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault. |

Register 32: Deep-Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x124

This register controls the clock gating logic in Deep-Sleep mode. Each bit controls a clock enable for a given interface, function, or module. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled (saving power). If the module is unclocked, reads or writes to the module generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional modules are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or modules to control. This configuration is implemented to assure reasonable code compatibility with other family and future parts. **RCGC1** is the clock configuration register for running operation, **SCGC1** for Sleep operation, and **DCGC1** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Deep-Sleep Mode Clock Gating Control Register 1 (DCGC1)

Base 0x400F.E000 Offset 0x124

Type R/W, reset 0x00000000

| | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|-------|----------|------|----------|------|----|----------|-------|-------|------|------|------|------|----------|--------|--------|--------|
| | | | rese | rved | | 1 | COMP1 | COMP0 | ' | rese | rved | | TIMER3 | TIMER2 | TIMER1 | TIMER0 |
| Type | RO | RO | RO | RO | RO | RO | R/W | R/W | RO | RO | RO | RO | R/W | R/W | R/W | R/W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | | | | | | | | | | | | | | | | |
| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | reserved | I2C1 | reserved | I2C0 | | reserved | | QEI0 | rese | rved | SSI1 | SSI0 | reserved | UART2 | UART1 | UART0 |
| Type | RO | R/W | RO | R/W | RO | RO | RO | R/W | RO | RO | R/W | R/W | RO | R/W | R/W | R/W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|--|
| 31:26 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 25 | COMP1 | R/W | 0 | Analog Comparator 1 Clock Gating |
| | | | | This bit controls the clock gating for analog comparator 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault. |
| 24 | COMP0 | R/W | 0 | Analog Comparator 0 Clock Gating |
| | | | | This bit controls the clock gating for analog comparator 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault. |
| 23:20 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 19 | TIMER3 | R/W | 0 | Timer 3 Clock Gating Control |
| | | | | This bit controls the clock gating for General-Purpose Timer module 3. |

If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write

to the module generates a bus fault.

| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 18 | TIMER2 | R/W | 0 | Timer 2 Clock Gating Control |
| | | | | This bit controls the clock gating for General-Purpose Timer module 2. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault. |
| 17 | TIMER1 | R/W | 0 | Timer 1 Clock Gating Control |
| | | | | This bit controls the clock gating for General-Purpose Timer module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault. |
| 16 | TIMER0 | R/W | 0 | Timer 0 Clock Gating Control |
| | | | | This bit controls the clock gating for General-Purpose Timer module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault. |
| 15 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 14 | I2C1 | R/W | 0 | I2C1 Clock Gating Control |
| | | | | This bit controls the clock gating for I2C module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault. |
| 13 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 12 | I2C0 | R/W | 0 | I2C0 Clock Gating Control |
| | | | | This bit controls the clock gating for I2C module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault. |
| 11:9 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 8 | QEI0 | R/W | 0 | QEI0 Clock Gating Control |
| | | | | This bit controls the clock gating for QEI module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault. |
| 7:6 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |

| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|--|
| 5 | SSI1 | R/W | 0 | SSI1 Clock Gating Control |
| | | | | This bit controls the clock gating for SSI module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault. |
| 4 | SSI0 | R/W | 0 | SSI0 Clock Gating Control |
| | | | | This bit controls the clock gating for SSI module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault. |
| 3 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 2 | UART2 | R/W | 0 | UART2 Clock Gating Control |
| | | | | This bit controls the clock gating for UART module 2. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault. |
| 1 | UART1 | R/W | 0 | UART1 Clock Gating Control |
| | | | | This bit controls the clock gating for UART module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault. |
| 0 | UART0 | R/W | 0 | UART0 Clock Gating Control |
| | | | | This bit controls the clock gating for UART module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault. |

Register 33: Run Mode Clock Gating Control Register 2 (RCGC2), offset 0x108

This register controls the clock gating logic in normal Run mode. Each bit controls a clock enable for a given interface, function, or module. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled (saving power). If the module is unclocked, reads or writes to the module generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional modules are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or modules to control. This configuration is implemented to assure reasonable code compatibility with other family and future parts. **RCGC2** is the clock configuration register for running operation, **SCGC2** for Sleep operation, and **DCGC2** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Run Mode Clock Gating Control Register 2 (RCGC2)

Base 0x400F.E000 Offset 0x108

| _ | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|-------|------|------|------|----|----|----|------|----------|----|----|----|-------|-------|-------|-------|-------|
| | ' | | • | | | | | reserved | | | | | | | | USB0 |
| Type | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | R/W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | | | | | | | | | | | | | | | | |
| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | rese | rved | UDMA | | | | rese | erved | | | | GPIOE | GPIOD | GPIOC | GPIOB | GPIOA |
| Type | RO | RO | R/W | RO | RO | RO | RO | RO | RO | RO | RO | R/W | R/W | R/W | R/W | R/W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 31:17 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 16 | USB0 | R/W | 0 | USB0 Clock Gating Control |
| | | | | This bit controls the clock gating for USB module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault. |
| 15:14 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 13 | UDMA | R/W | 0 | Micro-DMA Clock Gating Control |
| | | | | This bit controls the clock gating for micro-DMA. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault. |
| 12:5 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |

| Bit/Field | Name | Туре | Reset | Description |
|-----------|-------|------|-------|--|
| 4 | GPIOE | R/W | 0 | Port E Clock Gating Control |
| | | | | Port E Clock Gating Control. This bit controls the clock gating for Port E. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault. |
| 3 | GPIOD | R/W | 0 | Port D Clock Gating Control |
| | | | | Port D Clock Gating Control. This bit controls the clock gating for Port D. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault. |
| 2 | GPIOC | R/W | 0 | Port C Clock Gating Control |
| | | | | This bit controls the clock gating for Port C. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault. |
| 1 | GPIOB | R/W | 0 | Port B Clock Gating Control |
| | | | | This bit controls the clock gating for Port B. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault. |
| 0 | GPIOA | R/W | 0 | Port A Clock Gating Control |
| | | | | This bit controls the clock gating for Port A. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault. |

Register 34: Sleep Mode Clock Gating Control Register 2 (SCGC2), offset 0x118

This register controls the clock gating logic in Sleep mode. Each bit controls a clock enable for a given interface, function, or module. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled (saving power). If the module is unclocked, reads or writes to the module generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional modules are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or modules to control. This configuration is implemented to assure reasonable code compatibility with other family and future parts. **RCGC2** is the clock configuration register for running operation, **SCGC2** for Sleep operation, and **DCGC2** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Sleep Mode Clock Gating Control Register 2 (SCGC2)

Base 0x400F.E000 Offset 0x118

| | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|-------|------|------|------|----|-----|----|------|----------|------|----|----|-------|-------|-------|-------|-------|
| | | | | | | | | reserved | | | | | | | | USB0 |
| Туре | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | R/W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | | | | | | | | | | | | | | | | |
| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | rese | rved | UDMA | | i i | 1 | rese | rved | | [| | GPIOE | GPIOD | GPIOC | GPIOB | GPIOA |
| Туре | RO | RO | R/W | RO | RO | RO | RO | RO | RO | RO | RO | R/W | R/W | R/W | R/W | R/W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:17 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 16 | USB0 | R/W | 0 | USB0 Clock Gating Control |
| | | | | This bit controls the clock gating for USB module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault. |
| 15:14 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 13 | UDMA | R/W | 0 | Micro-DMA Clock Gating Control |
| | | | | This bit controls the clock gating for micro-DMA. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault. |
| 12:5 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |

| Bit/Field | Name | Туре | Reset | Description |
|-----------|-------|------|-------|--|
| 4 | GPIOE | R/W | 0 | Port E Clock Gating Control |
| | | | | Port E Clock Gating Control. This bit controls the clock gating for Port E. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault. |
| 3 | GPIOD | R/W | 0 | Port D Clock Gating Control |
| | | | | Port D Clock Gating Control. This bit controls the clock gating for Port D. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault. |
| 2 | GPIOC | R/W | 0 | Port C Clock Gating Control |
| | | | | This bit controls the clock gating for Port C. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault. |
| 1 | GPIOB | R/W | 0 | Port B Clock Gating Control |
| | | | | This bit controls the clock gating for Port B. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault. |
| 0 | GPIOA | R/W | 0 | Port A Clock Gating Control |
| | | | | This bit controls the clock gating for Port A. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault. |

Register 35: Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x128

This register controls the clock gating logic in Deep-Sleep mode. Each bit controls a clock enable for a given interface, function, or module. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled (saving power). If the module is unclocked, reads or writes to the module generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional modules are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or modules to control. This configuration is implemented to assure reasonable code compatibility with other family and future parts. **RCGC2** is the clock configuration register for running operation, **SCGC2** for Sleep operation, and **DCGC2** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Deep Sleep Mode Clock Gating Control Register 2 (DCGC2)

Base 0x400F.E000 Offset 0x128

Type R/W, reset 0x00000000

| _ | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|-------|------|------|------|----|----|----------|----|----------|----|----|-------|-------|-------|-------|-------|------|
| ſ | |) | 1 | 1 | | 1 | 1 | reserved | | | 1 | 1 | | | | USB0 |
| Type | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | R/W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| _ | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | rese | rved | UDMA | | | reserved | | | | | GPIOE | GPIOD | GPIOC | GPIOB | GPIOA | |
| Туре | RO | RO | R/W | RO | RO | RO | RO | RO | RO | RO | RO | R/W | R/W | R/W | R/W | R/W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:17 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 16 | USB0 | R/W | 0 | USB0 Clock Gating Control |
| | | | | This bit controls the clock gating for USB module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault. |
| 15:14 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 13 | UDMA | R/W | 0 | Micro-DMA Clock Gating Control |
| | | | | This bit controls the clock gating for micro-DMA. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault. |
| 12:5 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |


| Bit/Field | Name | Туре | Reset | Description |
|-----------|-------|------|-------|--|
| 4 | GPIOE | R/W | 0 | Port E Clock Gating Control |
| | | | | Port E Clock Gating Control. This bit controls the clock gating for Port E. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault. |
| 3 | GPIOD | R/W | 0 | Port D Clock Gating Control |
| | | | | Port D Clock Gating Control. This bit controls the clock gating for Port D. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault. |
| 2 | GPIOC | R/W | 0 | Port C Clock Gating Control |
| | | | | This bit controls the clock gating for Port C. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault. |
| 1 | GPIOB | R/W | 0 | Port B Clock Gating Control |
| | | | | This bit controls the clock gating for Port B. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault. |
| 0 | GPIOA | R/W | 0 | Port A Clock Gating Control |
| | | | | This bit controls the clock gating for Port A. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault. |

Register 36: Software Reset Control 0 (SRCR0), offset 0x040

This register allows individual modules to be reset. Writes to this register are masked by the bits in the **Device Capabilities 1 (DC1)** register.

Software Reset Control 0 (SRCR0)

Base 0x400F.E000 Offset 0x040 Type R/W, reset 0x00000000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:29 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 28 | WDT1 | R/W | 0 | WDT1 Reset Control |
| | | | | When this bit is set, Watchdog Timer module 1 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set. |
| 27:25 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 24 | CAN0 | R/W | 0 | CAN0 Reset Control |
| | | | | When this bit is set, CAN module 0 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set. |
| 23:21 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 20 | PWM | R/W | 0 | PWM Reset Control |
| | | | | When this bit is set, PWM module 0 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set. |
| 19:18 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 17 | ADC1 | R/W | 0 | ADC1 Reset Control |
| | | | | When this bit is set, ADC module 1 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set. |

| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 16 | ADC0 | R/W | 0 | ADC0 Reset Control |
| | | | | When this bit is set, ADC module 0 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set. |
| 15:7 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 6 | HIB | R/W | 0 | HIB Reset Control |
| | | | | When this bit is set, the Hibernation module is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set. |
| 5:4 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 3 | WDT0 | R/W | 0 | WDT0 Reset Control |
| | | | | When this bit is set, Watchdog Timer module 0 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set. |
| 2:0 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |

Register 37: Software Reset Control 1 (SRCR1), offset 0x044

This register allows individual modules to be reset. Writes to this register are masked by the bits in the **Device Capabilities 2 (DC2)** register.

Software Reset Control 1 (SRCR1)

Base 0x400F.E000 Offset 0x044 Type R/W, reset 0x00000000

| | • | | resei | ved | | • | COMP1 | COMP0 | | rese | rved | • | TIMER3 | TIMER2 | TIMER1 | TIMER0 |
|-------|-----------|------|----------|------|----|----------|-------|-------|-------------|------------|-----------|-----------|-------------------------------------|-----------|------------|------------|
| Туре | RO | RO | RO | RO | RO | RO | R/W | R/W | RO | RO | RO | RO | R/W | R/W | R/W | R/W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | reserved | I2C1 | reserved | I2C0 | | reserved | | QEI0 | rese | rved | SSI1 | SSI0 | reserved | UART2 | UART1 | UART0 |
| Туре | RO | R/W | RO | R/W | RO | RO | RO | R/W | RO | RO | R/W | R/W | RO | R/W | R/W | R/W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| E | Bit/Field | | Nam | е | Ту | /ре | Reset | Des | cription | | | | | | | |
| | 31:26 | | reserv | ed . | F | RO | 0 | com | patibility | with futu | ıre prodi | ucts, the | of a rese value of operation | a reserv | | |
| | 25 | | COMI | P1 | R | /W | 0 | Ana | log Com | p 1 Rese | et Contro | ol | | | | |
| | | | | | | | | data | is lost a | - | egisters | are retui | tor modu rned to th set. | | | |
| | 24 | | COMI | P0 | R | /W | 0 | Ana | log Com | p 0 Rese | et Contro | ol | | | | |
| | | | | | | | | data | is lost a | | egisters | are retur | tor modu rned to th set. | | | |
| | 23:20 | | reserv | ed . | F | RO | 0 | com | patibility | with futu | ıre prodi | ucts, the | of a rese value of operation | a reserv | | |
| | 19 | | TIME | R3 | R | /W | 0 | Time | er 3 Res | et Contro | ol | | | | | |
| | | | | | | | | mod | lule 3 is | reset. All | internal | data is l | is set, Ge ost and t manually | he regist | ers are r | returned |
| | 18 | | TIME | R2 | R | /W | 0 | Time | er 2 Res | et Contro | ol | | | | | |
| | | | | | | | | data | is lost a | | egisters | are retui | Fimer morned to the set. | | | |
| | 17 | | TIME | R1 | R | /W | 0 | Time | er 1 Res | et Contro | ol | | | | | |
| | | | | | | | | Whe | en this bit | is set, G | eneral-P | urpose 7 | Γimer mo | dule 1 is | reset. All | l internal |

data is lost and the registers are returned to their reset states. This bit

must be manually cleared after being set.

| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 16 | TIMER0 | R/W | 0 | Timer 0 Reset Control |
| | | | | When this bit is set, General-Purpose Timer module 0 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set. |
| 15 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 14 | I2C1 | R/W | 0 | I2C1 Reset Control |
| | | | | When this bit is set, I2C module 1 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set. |
| 13 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 12 | I2C0 | R/W | 0 | I2C0 Reset Control |
| | | | | When this bit is set, I2C module 0 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set. |
| 11:9 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 8 | QEI0 | R/W | 0 | QEI0 Reset Control |
| | | | | When this bit is set, QEI module 0 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set. |
| 7:6 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 5 | SSI1 | R/W | 0 | SSI1 Reset Control |
| | | | | When this bit is set, SSI module 1 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set. |
| 4 | SSI0 | R/W | 0 | SSI0 Reset Control |
| | | | | When this bit is set, SSI module 0 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set. |
| 3 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 2 | UART2 | R/W | 0 | UART2 Reset Control |
| | | | | When this bit is set, UART module 2 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set. |

| Bit/Field | Name | Type | Reset | Description |
|-----------|-------|------|-------|--|
| 1 | UART1 | R/W | 0 | UART1 Reset Control |
| | | | | When this bit is set, UART module 1 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set. |
| 0 | UART0 | R/W | 0 | UART0 Reset Control |
| | | | | When this bit is set, UART module 0 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set. |

16

USB0

Register 38: Software Reset Control 2 (SRCR2), offset 0x048

25

24

reserved

26

This register allows individual modules to be reset. Writes to this register are masked by the bits in the Device Capabilities 4 (DC4) register.

23

22

20

Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be

When this bit is set, Port E module is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually

When this bit is set, Port D module is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually

preserved across a read-modify-write operation.

Software Reset Control 2 (SRCR2)

29

28

27

RO

R/W

R/W

reserved

GPIOE

GPIOD

0

0

0

Base 0x400F.E000

31


12:5

4

3

Offset 0x048 Type R/W, reset 0x00000000

30



Port E Reset Control

cleared after being set.

Port D Reset Control

cleared after being set.

| Bit/Field | Name | Type | Reset | Description |
|-----------|-------|------|-------|--|
| 1 | GPIOB | R/W | 0 | Port B Reset Control |
| | | | | When this bit is set, Port B module is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set. |
| 0 | GPIOA | R/W | 0 | Port A Reset Control |
| | | | | When this bit is set, Port A module is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set. |

7 Hibernation Module


The Hibernation Module manages removal and restoration of power to provide a means for reducing power consumption. When the processor and peripherals are idle, power can be completely removed with only the Hibernation module remaining powered. Power can be restored based on an external signal or at a certain time using the built-in Real-Time Clock (RTC). The Hibernation module can be independently supplied from a battery or an auxiliary power supply.

The Hibernation module has the following features:

- Two mechanisms for power control
 - System power control using discrete external regulator
 - On-chip power control using internal switches under register control
- Dedicated pin for waking using an external signal
- Low-battery detection, signaling, and interrupt generation
- 32-bit real-time counter (RTC)
 - Two 32-bit RTC match registers for timed wake-up and interrupt generation
 - RTC predivider trim for making fine adjustments to the clock rate
- Clock source from a 32.768-kHz external oscillator or a 4.194304-MHz crystal; source can be used for main controller clock
- 64 32-bit words of non-volatile memory to save state during hibernation
- Programmable interrupts for RTC match, external wake, and low battery events

7.1 Block Diagram

Figure 7-1. Hibernation Module Block Diagram



7.2 Signal Description

Table 7-1 on page 192 lists the external signals of the Hibernation module and describes the function of each. These signals have dedicated functions and are not alternate functions for any GPIO signals.

Table 7-1. Signals for Hibernate

| Pin Name | Pin Number | Pin Mux / Pin Assignment | Pin Type | Buffer Type ^a | Description |
|----------|------------|-----------------------------|----------|--------------------------|--|
| HIB | 33 | fixed | 0 | OD | An open-drain output that indicates the processor is in Hibernate mode. |
| VBAT | 37 | fixed | - | Power | Power source for the Hibernation module. It is normally connected to the positive terminal of a battery and serves as the battery backup/Hibernation module power-source supply. |
| WAKE | 32 | fixed | I | TTL | An external input that brings the processor out of Hibernate mode when asserted. |
| xosc0 | 34 | fixed | I | Analog | Hibernation module oscillator crystal input or an external clock reference input. Note that this is either a 4.194304-MHz crystal or a 32.768-kHz oscillator for the Hibernation module RTC. See the CLKSEL bit in the HIBCTL register. |
| XOSC1 | 35 | fixed | 0 | Analog | Hibernation module oscillator crystal output. |

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

7.3 Functional Description

Important: The Hibernate module must have either the RTC function or the External Wake function enabled to ensure proper operation of the microcontroller. See "Initialization" on page 197.

The Hibernation module provides two mechanisms for power control:

- The first mechanism controls the power to the microcontroller with a control signal (HIB) that signals an external voltage regulator to turn on or off.
- The second mechanism uses internal switches to control power to the Cortex-M3 as well as to most analog and digital functions while retaining I/O pin power (VDD3ON mode).

The Hibernation module power source is determined dynamically. The supply voltage of the Hibernation module is the larger of the main voltage source (V_{DD}) or the battery/auxilliary voltage source (V_{BAT}). Care must be taken that the voltage amplitude of the 32-kHz oscillator is less than V_{BAT} , otherwise, the Hibernation module draws power from the oscillator and not V_{BAT} . The Hibernation module also has a separate clock source to maintain a real-time clock (RTC). Once in hibernation, the module signals an external voltage regulator to turn back on the power when an external pin (\overline{WAKE}) is asserted or when the internal RTC reaches a certain value. The Hibernation module can also detect when the battery voltage is low and optionally prevent hibernation when this occurs.

Power-up from a power cut to code execution is defined as the regulator turn-on time (specified at $t_{HIB\ TO\ VDD}$ maximum) plus the normal chip POR (see "Hibernation Module" on page 963).

7.3.1 Register Access Timing

Because the Hibernation module has an independent clocking domain, certain registers must be written only with a timing gap between accesses. The delay time is $t_{HIB_REG_WRITE}$, therefore software must guarantee that this delay is inserted between back-to-back writes to certain Hibernation registers or between a write followed by a read to those same registers. The timing for back-to-back reads from the Hibernation module has no restrictions. Software may make use of the WRC bit in the **Hibernation Control (HIBCTL)** register to ensure that the required timing gap has elapsed. This bit is cleared on a write operation and set once the write completes, indicating to software that another write or read may be started safely. Software should poll **HIBCTL** for WRC=1 prior to accessing any affected register. The following registers are subject to this timing restriction:

- Hibernation RTC Counter (HIBRTCC)
- Hibernation RTC Match 0 (HIBRTCM0)
- Hibernation RTC Match 1 (HIBRTCM1)
- Hibernation RTC Load (HIBRTCLD)
- Hibernation RTC Trim (HIBRTCT)
- Hibernation Data (HIBDATA)

7.3.2 Clock Source

The Hibernation module must be clocked by an external source, even if the RTC feature is not used. An external oscillator or crystal can be used for this purpose. To use a crystal, a 4.194304-MHz crystal is connected to the XOSCO and XOSCI pins. This clock signal is divided by 128 internally to

produce the 32.768-kHz clock reference. For an alternate clock source, a 32.768-kHz oscillator can be connected to the ${\tt XOSC0}$ pin. Care must be taken that the voltage amplitude of the 32-kHz oscillator is less than ${\tt V_{BAT}}$, otherwise, the Hibernation module draws power from the oscillator and not ${\tt V_{BAT}}$ during hibernation. See Figure 7-2 on page 194 and Figure 7-3 on page 195. Note that these diagrams only show the connection to the Hibernation pins and not to the full system. See "Hibernation Module" on page 963 for specific values.

The clock source is enabled by setting the CLK32EN bit of the **HIBCTL** register. The type of clock source is selected by clearing the CLKSEL bit for a 4.194304-MHz clock source and setting the CLKSEL bit for a 32.768-kHz clock source. If a crystal is used for the clock source, the software must leave a delay of t_{XOSC_SETTLE} after writing to the CLK32EN bit and before any other accesses to the Hibernation module registers. The delay allows the crystal to power up and stabilize. If an oscillator is used for the clock source, no delay is needed.




Figure 7-2. Clock Source Using Crystal

Note: X_1 = Crystal frequency is f_{XOSC_XTAL} .

 $C_{1,2}$ = Capacitor value derived from crystal vendor load capacitance specifications.

 R_L = Load resistor is R_{XOSC_LOAD} .

 R_{PU1} = Pull-up resistor 1 (value and voltage source (V_{BAT} or Input Voltage) determined by regulator or switch enable input characteristics).

 R_{PLI2} = Pull-up resistor 2 is 1 M Ω

See "Hibernation Module" on page 963 for specific parameter values.




Figure 7-3. Clock Source Using Dedicated Oscillator and VDD3ON Mode

Note: R_{PU} = Pull-up resistor is 1 M Ω

If the application does not require the use of the Hibernation module, the XOSCO and XOSCI can remain unconnected. In this situation, the Hibernation module registers are not accessible.

7.3.3 Battery Management

The Hibernation module can be independently powered by a battery or an auxiliary power source. The module can monitor the voltage level of the battery and detect when the voltage drops below V_{LOWBAT} . When this happens, an interrupt can be generated. The module can also be configured so that it does not go into Hibernate mode if the battery voltage drops below this threshold. Battery voltage is not measured while in Hibernate mode.

Important: System level factors may affect the accuracy of the low battery detect circuit. The designer should consider battery type, discharge characteristics, and a test load during battery voltage measurements.

Note that the Hibernation module draws power from whichever source (V_{BAT} or V_{DD}) has the higher voltage. Therefore, it is important to design the circuit to ensure that V_{DD} is higher that V_{BAT} under nominal conditions or else the Hibernation module draws power from the battery even when V_{DD} is available.

The Hibernation module can be configured to detect a low battery condition by setting the LOWBATEN bit of the **HIBCTL** register. In this configuration, the LOWBAT bit of the **HIBCTL** register **Status (HIBRIS)** register is set when the battery level is low. If the VABORT bit in the **HIBCTL** register is also set, then the module is prevented from entering Hibernation mode when a low battery is detected. The module can also be configured to generate an interrupt for the low-battery condition (see "Interrupts and Status" on page 197).

7.3.4 Real-Time Clock

The Hibernation module includes a 32-bit counter that increments once per second with a proper clock source and configuration (see "Clock Source" on page 193). The 32.768-kHz clock signal is fed into a predivider register that counts down the 32.768-kHz clock ticks to achieve a once per second clock rate for the RTC. The rate can be adjusted to compensate for inaccuracies in the clock source by using the predivider trim register, **HIBRTCT**. This register has a nominal value of 0x7FFF, and is used for one second out of every 64 seconds to divide the input clock. This configuration

allows the software to make fine corrections to the clock rate by adjusting the predivider trim register up or down from 0x7FFF. The predivider trim should be adjusted up from 0x7FFF in order to slow down the RTC rate and down from 0x7FFF in order to speed up the RTC rate.

The Hibernation module includes two 32-bit match registers that are compared to the value of the RTC counter. The match registers can be used to wake the processor from Hibernation mode or to generate an interrupt to the processor if it is not in hibernation.

The RTC must be enabled with the RTCEN bit of the **HIBCTL** register. The value of the RTC can be set at any time by writing to the **HIBRTCLD** register. The predivider trim can be adjusted by reading and writing the **HIBRTCT** register. The predivider uses this register once every 64 seconds to adjust the clock rate. The two match registers can be set by writing to the **HIBRTCM0** and **HIBRTCM1** registers. The RTC can be configured to generate interrupts by using the interrupt registers (see "Interrupts and Status" on page 197).

7.3.5 Non-Volatile Memory

The Hibernation module contains 64 32-bit words of memory that are powered from the battery or auxiliary power supply and therefore retained during hibernation. The processor software can save state information in this memory prior to hibernation and recover the state upon waking. The non-volatile memory can be accessed through the **HIBDATA** registers.

7.3.6 Power Control Using HIB

Important: The Hibernation Module requires special system implementation considerations when using HIB to control power, as it is intended to power-down all other sections of the microcontroller. All system signals and power supplies that connect to the chip must be driven to 0 V_{DC} or powered down with the same regulator controlled by HIB. See "Hibernation Module" on page 963 for more details.

The Hibernation module controls power to the microcontroller through the use of the $\overline{\text{HIB}}$ pin which is intended to be connected to the enable signal of the external regulator(s) providing 3.3 V to the microcontroller and other circuits. When the HIB signal is asserted by the Hibernation module, the external regulator is turned off and no longer powers the microcontroller and any parts of the system that are powered by the regulator. The Hibernation module remains powered from the V_{BAT} supply (which could be a battery or an auxiliary power source) until a Wake event. Power to the microcontroller is restored by deasserting the $\overline{\text{HIB}}$ signal, which causes the external regulator to turn power back on to the chip.

7.3.7 Power Control Using VDD3ON Mode

The Hibernation module may also be configured to cut power to all internal modules. In the VDD3ON mode, the regulator should maintain 3.3 V power to the microcontroller during Hibernate. This power control mode is enabled by setting the VDD3ON bit in **HIBCTL**.

7.3.8 Initiating Hibernate

Hibernation mode is initiated by the microcontroller setting the HIBREQ bit of the **HIBCTL** register. Prior to doing this, a wake-up condition must be configured, either from the external WAKE pin, or by using an RTC match. If a Flash memory write operation is in progress, an interlock feature holds off the transition into Hibernation mode until the write has completed.

The Hibernation module is configured to wake from the external WAKE pin by setting the PINWEN bit of the **HIBCTL** register. It is configured to wake from RTC match by setting the RTCWEN bit. Either

one or both of these bits must be set prior to going into hibernation. Note that the WAKE pin uses the Hibernation module's internal power supply as the logic 1 reference.

Upon either external wake-up or RTC match, the Hibernation module delays coming out of hibernation until V_{DD} is above the minimum specified voltage, see Table 25-2 on page 954.

When the Hibernation module wakes, the microcontroller performs a normal power-on reset. Software can detect that the power-on was due to a wake from hibernation by examining the raw interrupt status register (see "Interrupts and Status" on page 197) and by looking for state data in the non-volatile memory (see "Non-Volatile Memory" on page 196).

7.3.9 Interrupts and Status

The Hibernation module can generate interrupts when the following conditions occur:

- Assertion of WAKE pin
- RTC match
- Low battery detected

All of the interrupts are ORed together before being sent to the interrupt controller, so the Hibernate module can only generate a single interrupt request to the controller at any given time. The software interrupt handler can service multiple interrupt events by reading the **Hibernation Masked Interrupt Status (HIBMIS)** register. Software can also read the status of the Hibernation module at any time by reading the **HIBRIS** register which shows all of the pending events. This register can be used at power-on to see if a wake condition is pending, which indicates to the software that a hibernation wake occurred.

The events that can trigger an interrupt are configured by setting the appropriate bits in the **Hibernation Interrupt Mask (HIBIM)** register. Pending interrupts can be cleared by writing the corresponding bit in the **Hibernation Interrupt Clear (HIBIC)** register.

7.4 Initialization and Configuration

The Hibernation module has several different configurations. The following sections show the recommended programming sequence for various scenarios. The examples below assume that a 32.768-kHz oscillator is used, and thus always set the CLKSEL bit of the **HIBCTL** register. If a 4.194304-MHz crystal is used instead, then the CLKSEL bit remains cleared. Because the Hibernation module runs at 32.768 kHz and is asynchronous to the rest of the system, software must allow a delay of $t_{\text{HIB_REG_WRITE}}$ after writes to certain registers (see "Register Access Timing" on page 193). The registers that require a delay are listed in a note in "Register Map" on page 200 as well as in each register description.

7.4.1 Initialization

The Hibernation module comes out of reset with the system clock enabled to the module, but if the system clock to the module has been disabled, then it must be re-enabled, even if the RTC feature is not used. See page 161.

If a 4.194304-MHz crystal is used, perform the following steps:

1. Write 0x40 to the **HIBCTL** register at offset 0x10 to enable the crystal and select the divide-by-128 input path.

2. Wait for a time of t_{HIBOSC_SETTLE} for the crystal to power up and stabilize before performing any other operations with the Hibernation module.

If a 32.678-kHz oscillator is used, then perform the following steps:

- 1. Write 0x44 to the **HIBCTL** register at offset 0x10 to enable the oscillator input.
- 2. No delay is necessary.

The above steps are only necessary when the entire system is initialized for the first time. If the microcontroller has been in hibernation, then the Hibernation module has already been powered up and the above steps are not necessary. The software can detect that the Hibernation module and clock are already powered by examining the CLK32EN bit of the **HIBCTL** register.

Table 7-2 on page 198 illustrates how the clocks function with various bit setting both in normal operation and in hibernation.

Table 7-2. Hibernation Module Clock Operation

| CLK32EN | PINWEN | RTCWEN | CLKSEL | RTCEN | Result Normal Operation | Result Hibernation |
|---------|--------|--------|--------|-------|--|--|
| 0 | Х | Х | Х | Х | Hibernation module disabled | Hibernation module disabled |
| 1 | 0 | 0 | 0 | 1 | RTC match capability enabled. Module clocked from 4.184304-MHz crystal. | No hibernation |
| 1 | 0 | 0 | 1 | 1 | RTC match capability enabled. Module clocked from 32.768-kHz oscillator. | No hibernation |
| 1 | 0 | 1 | Х | 1 | Module clocked from selected source | RTC match for wake-up event |
| 1 | 1 | 0 | X | 0 | Module clocked from selected source | Clock is powered down during hibernation and powered up again on external wake-up event. |
| 1 | 1 | 0 | Х | 1 | Module clocked from selected source | Clock is powered up during hibernation for RTC. Wake up on external event. |
| 1 | 1 | 1 | Х | 1 | Module clocked from selected source | RTC match or external wake-up event, whichever occurs first. |

7.4.2 RTC Match Functionality (No Hibernation)

Use the following steps to implement the RTC match functionality of the Hibernation module:

- Write the required RTC match value to one of the HIBRTCMn registers at offset 0x004 or 0x008.
- 2. Write the required RTC load value to the **HIBRTCLD** register at offset 0x00C.
- 3. Set the required RTC match interrupt mask in the RTCALT0 and RTCALT1 bits (bits 1:0) in the HIBIM register at offset 0x014.
- **4.** Write 0x0000.0041 to the **HIBCTL** register at offset 0x010 to enable the RTC to begin counting.

7.4.3 RTC Match/Wake-Up from Hibernation

Use the following steps to implement the RTC match and wake-up functionality of the Hibernation module:

- 1. Write the required RTC match value to the **HIBRTCMn** registers at offset 0x004 or 0x008.
- 2. Write the required RTC load value to the **HIBRTCLD** register at offset 0x00C.
- 3. Write any data to be retained during power cut to the HIBDATA register at offsets 0x030-0x12C.
- **4.** Set the RTC Match Wake-Up and start the hibernation sequence by writing 0x0000.004F to the **HIBCTL** register at offset 0x010.

7.4.4 External Wake-Up from Hibernation

Use the following steps to implement the Hibernation module with the external $\overline{\mathtt{WAKE}}$ pin as the wake-up source for the microcontroller:

- 1. Write any data to be retained during power cut to the **HIBDATA** register at offsets 0x030-0x12C.
- 2. Enable the external wake and start the hibernation sequence by writing 0x0000.0056 to the **HIBCTL** register at offset 0x010.

Note that in this mode, if the RTC is disabled, then the Hibernation clock source is powered down during Hibernation mode and is powered up again on the external wake event to save power during hibernation. If the RTC is enabled before hibernation, it will continue to operate during hibernation.

7.4.5 RTC or External Wake-Up from Hibernation

- 1. Write the required RTC match value to the **HIBRTCMn** registers at offset 0x004 or 0x008.
- 2. Write the required RTC load value to the **HIBRTCLD** register at offset 0x00C.
- 3. Write any data to be retained during power cut to the HIBDATA register at offsets 0x030-0x12C.
- **4.** Set the RTC Match/External Wake-Up and start the hibernation sequence by writing 0x0000.005F to the **HIBCTL** register at offset 0x010.

7.4.6 Register Reset

The Hibernation module handles resets according to the following conditions:

- Cold Reset
 - When the hibernation module has no externally applied voltage and detects a change to either V_{DD} or V_{RAT} , it resets all hibernation module registers to the value in Table 7-3 on page 200.
- Reset During Hibernation Module Disable
 - When the module has either not been enabled or has been disabled by software, the reset is passed through to the Hibernation module circuitry, and the internal state of the module is reset. Non-volatile memory contents are not reset to zero and contents after reset are indeterminate.
- Reset While Hibernation Module is in Hibernation Mode
 - While in Hibernation mode, or while transitioning from Hibernation mode to run mode (leaving the power cut), the reset generated by the POR circuitry of the microcontroller is suppressed, and the state of the Hibernation module's registers is unaffected.
- Reset While Hibernation Module is in Normal Mode

While in normal mode (not hibernating), any reset is suppressed if either the RTCEN or the PINWEN bit is set in the **HIBCTL** register, and the content/state of the control and data registers is unaffected.

Software must initialize any control or data registers in this condition. Therefore, software is the only mechanism to enable or disable the oscillator and real-time clock operation, or to clear contents of the data memory. The only state that must be cleared by a reset operation while not in Hibernation mode is any state that prevents software from managing the interface.

7.5 Register Map

Table 7-3 on page 200 lists the Hibernation registers. All addresses given are relative to the Hibernation Module base address at 0x400F.C000. Note that the Hibernation module clock must be enabled before the registers can be programmed (see page 161).

Note: HIBRTCC, HIBRTCM0, HIBRTCM1, HIBRTCLD, HIBRTCT, and HIBDATA are on the Hibernation module clock domain and have special timing requirements. Software should make use of the WRC bit in the HIBCTL register to ensure that the required timing gap has elapsed. See "Register Access Timing" on page 193.

Important: Reset values apply only to a cold reset. Once configured, the Hibernate module ignores any system reset as long as V_{BAT} is present.

Table 7-3. Hibernation Module Register Map

| Offset | Name | Туре | Reset | Description | See page |
|-----------------|----------|-------|-------------|-------------------------------------|-------------|
| 0x000 | HIBRTCC | RO | 0x0000.0000 | Hibernation RTC Counter | 201 |
| 0x004 | HIBRTCM0 | R/W | 0xFFFF.FFFF | Hibernation RTC Match 0 | 202 |
| 0x008 | HIBRTCM1 | R/W | 0xFFFF.FFFF | Hibernation RTC Match 1 | 203 |
| 0x00C | HIBRTCLD | R/W | 0xFFFF.FFFF | Hibernation RTC Load | 204 |
| 0x010 | HIBCTL | R/W | 0x8000.0000 | Hibernation Control | 205 |
| 0x014 | HIBIM | R/W | 0x0000.0000 | Hibernation Interrupt Mask | 208 |
| 0x018 | HIBRIS | RO | 0x0000.0000 | Hibernation Raw Interrupt Status | 210 |
| 0x01C | HIBMIS | RO | 0x0000.0000 | Hibernation Masked Interrupt Status | 212 |
| 0x020 | HIBIC | R/W1C | 0x0000.0000 | Hibernation Interrupt Clear | 214 |
| 0x024 | HIBRTCT | R/W | 0x0000.7FFF | Hibernation RTC Trim | 215 |
| 0x030- 0x12C | HIBDATA | R/W | - | Hibernation Data | 216 |

7.6 Register Descriptions

The remainder of this section lists and describes the Hibernation module registers, in numerical order by address offset.


Register 1: Hibernation RTC Counter (HIBRTCC), offset 0x000

This register is the current 32-bit value of the RTC counter.

HIBRTCC, HIBRTCM0, HIBRTCM1, HIBRTCLD, HIBRTCT, and HIBDATA are on the Hibernation module clock domain and have special timing requirements. Software should make use of the WRC bit in the HIBCTL register to ensure that the required timing gap has elapsed. See "Register Access Timing" on page 193.

Hibernation RTC Counter (HIBRTCC)

Base 0x400F.C000 Offset 0x000 Type RO, reset 0x0000.0000



A read returns the 32-bit counter value. This register is read-only. To change the value, use the HIBRTCLD register.


Register 2: Hibernation RTC Match 0 (HIBRTCM0), offset 0x004

This register is the 32-bit match 0 register for the RTC counter.

HIBRTCC, HIBRTCM0, HIBRTCM1, HIBRTCLD, HIBRTCT, and HIBDATA are on the Hibernation module clock domain and have special timing requirements. Software should make use of the WRC bit in the HIBCTL register to ensure that the required timing gap has elapsed. See "Register Access Timing" on page 193.

Hibernation RTC Match 0 (HIBRTCM0)

Base 0x400F.C000 Offset 0x004 Type R/W, reset 0xFFFF.FFFF



A write loads the value into the RTC match register.

A read returns the current match value.


Register 3: Hibernation RTC Match 1 (HIBRTCM1), offset 0x008

This register is the 32-bit match 1 register for the RTC counter.

HIBRTCC, HIBRTCM0, HIBRTCM1, HIBRTCLD, HIBRTCT, and HIBDATA are on the Hibernation module clock domain and have special timing requirements. Software should make use of the WRC bit in the HIBCTL register to ensure that the required timing gap has elapsed. See "Register Access Timing" on page 193.



Base 0x400F.C000 Offset 0x008 Type R/W, reset 0xFFFF.FFF



A write loads the value into the RTC match register.

A read returns the current match value.

Register 4: Hibernation RTC Load (HIBRTCLD), offset 0x00C


This register is used to load a 32-bit value loaded into the RTC counter. The load occurs immediately upon this register being written.

Note: HIBRTCC, HIBRTCM0, HIBRTCM1, HIBRTCLD, HIBRTCT, and HIBDATA are on the Hibernation module clock domain and have special timing requirements. Software should make use of the WRC bit in the HIBCTL register to ensure that the required timing gap has elapsed. See "Register Access Timing" on page 193.

Hibernation RTC Load (HIBRTCLD)

Base 0x400F.C000 Offset 0x00C

Type R/W, reset 0xFFFF.FFFF



Bit/Field Name Type Reset Description
31:0 RTCLD R/W 0xFFFF.FFFF RTC Load

A write loads the current value into the RTC counter (RTCC).

A read returns the 32-bit load value.

Register 5: Hibernation Control (HIBCTL), offset 0x010


This register is the control register for the Hibernation module.

Hibernation Control (HIBCTL)

Base 0x400F.C000 Offset 0x010

Bit/Field

Type R/W, reset 0x8000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|------|------|-------|------------------------|
| 31 | WRC | RO | 1 | Write Complete/Capable |

Value Description

Description

- The interface is processing a prior write and is busy. Any write operation that is attempted while WRC is 0 results in undetermined behavior.
- The interface is ready to accept a write.

Software must poll this bit between write requests and defer writes until WRC=1 to ensure proper operation.

This difference may be exploited by software at reset time to detect which method of programming is appropriate: 0 = software delay loops required; 1 = WRC paced available.

The bit name WRC means "Write Complete," which is the normal use of the bit (between write accesses). However, because the bit is set out-of-reset, the name can also mean "Write Capable" which simply indicates that the interface may be written to by software.

| 30:9 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
|------|----------|-----|------|---|
| 8 | VDD3ON | R/W | 0 | VDD Powered |

Value Description

- The internal switches control the power to the on-chip modules (VDD3ON mode).
- 0 The internal switches are not used. The $\overline{\mathtt{HIB}}$ signal should be used to control an external switch or regulator.

Note that regardless of the status of the VDD30N bit, the $\overline{\tt HIB}$ signal is asserted during Hibernate mode. Thus, when VDD30N is set, the $\overline{ t HIB}$ signal should not be connected to the 3.3V regulator, and the 3.3V power source should remain connected.

| Bit/Field | Name | Туре | Reset | Description | on |
|-----------|----------|------|-------|-----------------------|--|
| 7 | VABORT | R/W | 0 | Power Co | ut Abort Enable |
| | | | | Value | Description |
| | | | | 1 | Power cut is aborted. |
| | | | | 0 | A power cut occurs during a low-battery alert. |
| 6 | CLK32EN | R/W | 0 | Clocking | Enable |
| | | | | This bit n | nust be enabled to use the Hibernation module. |
| | | | | Value | Description |
| | | | | 1 | The clock source to the Hibernation module is enabled. |
| | | | | 0 | The clock source to the Hibernation module is disabled. |
| | | | | source ar software | SEL bit is used to select between the 4.194304-MHz crystal nd the 32.768-kHz oscillator source. If a crystal is used, then should wait 20 ms after setting this bit to allow the crystal to and stabilize. |
| 5 | LOWBATEN | R/W | 0 | Low Batte | ery Monitoring Enable |
| | | | | Value | Description |
| | | | | 1 | Low battery voltage detection is enabled. If $V_{BAT} < V_{LOWBAT}$, the LOWBAT bit in the HIBRIS register is set. |
| | | | | 0 | Low battery monitoring is disabled. |
| 4 | PINWEN | R/W | 0 | External | WAKE Pin Enable |
| | | | | Value | Description |
| | | | | 1 | An assertion of the WAKE pin takes the microcontroller out of hibernation. |
| | | | | 0 | The status of the $\overline{\mathtt{WAKE}}$ pin has no effect on hibernation. |
| 3 | RTCWEN | R/W | 0 | RTC Wal | ke-up Enable |
| | | | | Value | Description |
| | | | | 1 | An RTC match event (the value the HIBRTCC register matches the value of the HIBRTCM0 or HIBRTCM1 register) takes the microcontroller out of hibernation. |
| | | | | 0 | An RTC match event has no effect on hibernation. |
| 2 | CLKSEL | R/W | 0 | Hibernati | ion Module Clock Select |
| | | | | Value | Description |
| | | | | 1 | Use raw output. Use this value for a 32.768-kHz oscillator. |
| | | | | 0 | Use Divide-by-128 output. Use this value for a 4.194304-MHz crystal. |

| Bit/Field | Name | Туре | Reset | Description | on |
|-----------|--------|------|-------|-------------|--|
| 1 | HIBREQ | R/W | 0 | Hibernation | on Request |
| | | | | Value | Description |
| | | | | 1 | Set this bit to initiate hibernation. |
| | | | | 0 | No hibernation request. |
| | | | | After a wa | ake-up event, this bit is automatically cleared by hardware. |
| 0 | RTCEN | R/W | 0 | RTC Time | er Enable |
| | | | | Value | Description |
| | | | | 1 | The Hibernation module RTC is enabled. |
| | | | | | The RTC remains active during hibernation. |
| | | | | 0 | The Hibernation module RTC is disabled. |
| | | | | | If PINWEN is set, enabling an external wake event, the RTC stops during hibernation to save power. |


Register 6: Hibernation Interrupt Mask (HIBIM), offset 0x014

This register is the interrupt mask register for the Hibernation module interrupt sources. Each bit in this register masks the corresponding bit in the **Hibernation Raw Interrupt Status (HIBRIS)** register. If a bit is unmasked, the interrupt is sent to the interrupt controller. If the bit is masked, the interrupt is not sent to the interrupt controller.

Hibernation Interrupt Mask (HIBIM)

Base 0x400F.C000

Offset 0x014 Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|------------|---|
| 31:4 | reserved | RO | 0x0000.000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 3 | EXTW | R/W | 0 | External Wake-Up Interrupt Mask |
| | | | | Value Description |
| | | | | An interrupt is sent to the interrupt controller when the EXTW bit in the HIBRIS register is set. |
| | | | | O The EXTW interrupt is suppressed and not sent to the interrupt controller. |
| 2 | LOWBAT | R/W | 0 | Low Battery Voltage Interrupt Mask |
| | | | | Value Description |
| | | | | An interrupt is sent to the interrupt controller when the LOWBAT bit in the HIBRIS register is set. |
| | | | | O The LOWBAT interrupt is suppressed and not sent to the interrupt controller. |
| 1 | RTCALT1 | R/W | 0 | RTC Alert 1 Interrupt Mask |
| | | | | Value Description |

Value Description

- 1 An interrupt is sent to the interrupt controller when the RTCALT1 bit in the HIBRIS register is set.
- 0 The RTCALT1 interrupt is suppressed and not sent to the interrupt controller.

| Bit/Field | Name | Туре | Reset | Description |
|-----------|---------|------|-------|---|
| 0 | RTCALT0 | R/W | 0 | RTC Alert 0 Interrupt Mask |
| | | | | Value Description |
| | | | | An interrupt is sent to the interrupt controller when the RTCALTO bit in the HIBRIS register is set. |
| | | | | The RTCALTO interrupt is suppressed and not sent to the interrupt controller. |


Register 7: Hibernation Raw Interrupt Status (HIBRIS), offset 0x018

This register is the raw interrupt status for the Hibernation module interrupt sources. Each bit can be masked by clearing the corresponding bit in the HIBIM register. When a bit is masked, the interrupt is not sent to the interrupt controller. Bits in this register are cleared by writing a 1 to the corresponding bit in the Hibernation Interrupt Clear (HIBIC) register.

Hibernation Raw Interrupt Status (HIBRIS)

Base 0x400F.C000

Offset 0x018
Type RO, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|------------|---|
| 31:4 | reserved | RO | 0x0000.000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 3 | EXTW | RO | 0 | External Wake-Up Raw Interrupt Status |
| | | | | Value Description 1 The WAKE pin has been asserted. 0 The WAKE pin has not been asserted. This bit is cleared by writing a 1 to the EXTW bit in the HIBIC register. |
| 2 | LOWBAT | RO | 0 | Value Description The battery voltage dropped below V _{LOWBAT} . The battery voltage has not dropped below V _{LOWBAT} . |
| 1 | RTCALT1 | RO | 0 | This bit is cleared by writing a 1 to the LOWBAT bit in the HIBIC register. RTC Alert 1 Raw Interrupt Status Value Description |

- The value of the **HIBRTCC** register matches the value in the 1 HIBRTCM1 register.
- 0 No match

This bit is cleared by writing a 1 to the RTCALT1 bit in the HIBIC register.

| Bit/Field | Name | Туре | Reset | Description |
|-----------|---------|------|-------|---|
| 0 | RTCALT0 | RO | 0 | RTC Alert 0 Raw Interrupt Status |
| | | | | Value Description |
| | | | | 1 The value of the HIBRTCC register matches the value in the HIBRTCM0 register. |
| | | | | 0 No match |
| | | | | This bit is cleared by writing a 1 to the RTCALT0 bit in the HIBIC register. |

October 09, 2009 211


Register 8: Hibernation Masked Interrupt Status (HIBMIS), offset 0x01C

This register is the masked interrupt status for the Hibernation module interrupt sources. Bits in this register are the AND of the corresponding bits in the HIBRIS and HIBIM registers. When both corresponding bits are set, the bit in this register is set, and the interrupt is sent to the interrupt controller.

Hibernation Masked Interrupt Status (HIBMIS)

Base 0x400F.C000

Offset 0x01C Type RO, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|------------|---|
| 31:4 | reserved | RO | 0x0000.000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 3 | EXTW | RO | 0 | External Wake-Up Masked Interrupt Status |
| | | | | Value Description |
| | | | | An unmasked interrupt was signaled due to a WAKE pin assertion. |
| | | | | O An external wake-up interrupt has not occurred. |
| | | | | This bit is cleared by writing a 1 to the EXTW bit in the HIBIC register. |
| 2 | LOWBAT | RO | 0 | Low Battery Voltage Masked Interrupt Status |
| | | | | Value Description |
| | | | | An unmasked interrupt was signaled due to a low battery voltage condition. |
| | | | | O A low battery voltage interrupt has not occurred. |
| | | | | This bit is cleared by writing a 1 to the ${\tt LOWBAT}$ bit in the \textbf{HIBIC} register. |
| 1 | RTCALT1 | RO | 0 | RTC Alert 1 Masked Interrupt Status |
| | | | | Value Description |

- 1 An unmasked interrupt was signaled due to a low battery voltage condition.
- 0 A low battery voltage interrupt has not occurred.

When this bit is set, an RTC match 1 interrupt is sent to the interrupt controller.


| Bit/Field | Name | Type | Reset | Description |
|-----------|---------|------|-------|---|
| 0 | RTCALT0 | RO | 0 | RTC Alert 0 Masked Interrupt Status |
| | | | | When this bit is set, an RTC match 0 interrupt is sent to the interrupt controller. |

Register 9: Hibernation Interrupt Clear (HIBIC), offset 0x020

This register is the interrupt write-one-to-clear register for the Hibernation module interrupt sources. Writing a 1 to a bit clears the corresponding interrupt in the **HIBRIS** register.

Hibernation Interrupt Clear (HIBIC)

Base 0x400F.C000 Offset 0x020 Type R/W1C, reset 0x0000.0000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|-------|------------|---|
| 31:4 | reserved | RO | 0x0000.000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 3 | EXTW | R/W1C | 0 | External Wake-Up Masked Interrupt Clear |
| | | | | Writing a 1 to this bit clears the ${\tt EXTW}$ bit in the \textbf{HIBRIS} and \textbf{HIBMIS} registers. |
| | | | | Reads return an indeterminate value. |
| 2 | LOWBAT | R/W1C | 0 | Low Battery Voltage Masked Interrupt Clear |
| | | | | Writing a 1 to this bit clears the ${\tt LOWBAT}$ bit in the \textbf{HIBRIS} and \textbf{HIBMIS} registers. |
| | | | | Reads return an indeterminate value. |
| 1 | RTCALT1 | R/W1C | 0 | RTC Alert1 Masked Interrupt Clear |
| | | | | Writing a 1 to this bit clears the ${\tt RTCALT1}$ bit in the \textbf{HIBRIS} and \textbf{HIBMIS} registers. |
| | | | | Reads return an indeterminate value. |
| 0 | RTCALT0 | R/W1C | 0 | RTC Alert0 Masked Interrupt Clear |
| | | | | Writing a 1 to this bit clears the ${\tt RTCALT0}$ bit in the \textbf{HIBRIS} and \textbf{HIBMIS} registers. |
| | | | | Reads return an indeterminate value. |

Register 10: Hibernation RTC Trim (HIBRTCT), offset 0x024


This register contains the value that is used to trim the RTC clock predivider. It represents the computed underflow value that is used during the trim cycle. It is represented as $0x7FFF \pm N$ clock cycles, where N is the number of clock cycles to add or subtract every 63 seconds.

Note: HIBRTCC, HIBRTCM0, HIBRTCM1, HIBRTCLD, HIBRTCT, and HIBDATA are on the Hibernation module clock domain and have special timing requirements. Software should make use of the WRC bit in the HIBCTL register to ensure that the required timing gap has elapsed. See "Register Access Timing" on page 193.

Hibernation RTC Trim (HIBRTCT)

Base 0x400F.C000 Offset 0x024

Type R/W, reset 0x0000.7FFF



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|--------|---|
| 31:16 | reserved | RO | 0x0000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 15:0 | TRIM | R/W | 0x7FFF | RTC Trim Value |

This value is loaded into the RTC predivider every 64 seconds. It is used to adjust the RTC rate to account for drift and inaccuracy in the clock source. Compensation can be adjusted by software by moving the default value of 0x7FFF up or down. Moving the value up slows down the RTC and moving the value down speeds up the RTC.


Register 11: Hibernation Data (HIBDATA), offset 0x030-0x12C

This address space is implemented as a 64x32-bit memory (256 bytes). It can be loaded by the system processor in order to store any non-volatile state data and does not lose power during a power cut operation.

Note: HIBRTCC, HIBRTCM0, HIBRTCM1, HIBRTCLD, HIBRTCT, and HIBDATA are on the Hibernation module clock domain and have special timing requirements. Software should make use of the WRC bit in the HIBCTL register to ensure that the required timing gap has elapsed. See "Register Access Timing" on page 193.

Hibernation Data (HIBDATA)

Base 0x400F.C000 Offset 0x030-0x12C Type R/W, reset -



31:0 RTD R/W Hibernation Module NV Data


8 Internal Memory

The LM3S5P56 microcontroller comes with 24 KB of bit-banded SRAM, internal ROM, and 64 KB of Flash memory. The Flash memory controller provides a user-friendly interface, making Flash memory programming a simple task. Flash memory protection can be applied to the Flash memory on a 2-KB block basis.

8.1 Block Diagram

Figure 8-1 on page 217 illustrates the internal memory blocks and control logic. The dashed boxes in the figure indicate registers residing in the System Control module.

Figure 8-1. Internal Memory Block Diagram



8.2 Functional Description

This section describes the functionality of the SRAM, ROM, and Flash memories.

Note: The μDMA controller can transfer data to and from the on-chip SRAM. However, because the Flash memory and ROM are located on a separate internal bus, it is not possible to transfer data from the Flash memory or ROM with the μDMA controller.

8.2.1 **SRAM**

Note: The SRAM is implemented using two 32-bit wide SRAM banks (separate SRAM arrays). The banks are partitioned such that one bank contains all even words (the even bank) and the other contains all odd words (the odd bank). A write access that is followed immediately by a read access to the same bank incurs a stall of a single clock cycle. However, a write to one bank followed by a read of the other bank can occur in successive clock cycles without incurring any delay.

The internal SRAM of the Stellaris[®] devices is located at address 0x2000.0000 of the device memory map. To reduce the number of time consuming read-modify-write (RMW) operations, ARM has introduced *bit-banding* technology in the Cortex-M3 processor. With a bit-band-enabled processor, certain regions in the memory map (SRAM and peripheral space) can use address aliases to access individual bits in a single, atomic operation. The bit-band base is located at address 0x2200.0000.

The bit-band alias is calculated by using the formula:

```
bit-band alias = bit-band base + (byte offset * 32) + (bit number * 4)
```

For example, if bit 3 at address 0x2000.1000 is to be modified, the bit-band alias is calculated as:

```
0x2200.0000 + (0x1000 * 32) + (3 * 4) = 0x2202.000C
```

With the alias address calculated, an instruction performing a read/write to address 0x2202.000C allows direct access to only bit 3 of the byte at address 0x2000.1000.

For details about bit-banding, please refer to Chapter 4, "Memory Map" in the *ARM*® *Cortex*™-*M3 Technical Reference Manual*.

8.2.2 ROM

The internal ROM of the Stellaris[®] device is located at address 0x0100.0000 of the device memory map. The ROM contains the following components:

- Stellaris[®] Boot Loader and vector table (see "Boot Loader" on page 969)
- Stellaris[®] Peripheral Driver Library (DriverLib) release for product-specific peripherals and interfaces (see "ROM DriverLib Functions" on page 974)

8.2.3 Flash Memory

The Flash memory is organized as a set of 1-KB blocks that can be individually erased. An individual 32-bit word can be programmed to change bits from 1 to 0. In addition, a write buffer provides the ability to concurrently program 32 continuous words in Flash memory. Erasing a block causes the entire contents of the block to be reset to all 1s. The 1-KB blocks are paired into sets of 2-KB blocks that can be individually protected. The protection allows blocks to be marked as read-only or execute-only, providing different levels of code protection. Read-only blocks cannot be erased or programmed, protecting the contents of those blocks from being modified. Execute-only blocks cannot be erased or programmed and can only be read by the controller instruction fetch mechanism, protecting the contents of those blocks from being read by either the controller or by a debugger.

The Flash memory controller has a prefetch buffer that is automatically used when the CPU frequency is greater than 50 MHz. The prefetch buffer fetches two 32-bit words per clock allowing Flash memory to be read with no wait states while code is executing linearly. Branches incur a single wait state.

Caution – In systems where power might be cycled more frequently than every five minutes, power must be removed from the microcontroller in a controlled manner to ensure proper operation. Software must request permission to power down the part using the USDREQ bit in the Flash Control (FCTL) register and wait to receive an acknowledge from the USDACK bit prior to removing power.

Note that this power-down process is not required if the microcontroller enters hibernation mode prior to power being removed.

8.2.3.1 Flash Memory Protection

The user is provided two forms of Flash memory protection per 2-KB Flash memory block in one pair of 32-bit wide registers. The policy for each protection form is controlled by individual bits (per policy per block) in the **FMPPEn** and **FMPREn** registers.

- Flash Memory Protection Program Enable (FMPPEn): If a bit is set, the corresponding block may be programmed (written) or erased. If a bit is cleared, the corresponding block may not be changed.
- Flash Memory Protection Read Enable (FMPREn): If a bit is set, the corresponding block may be executed or read by software or debuggers. If a bit is cleared, the corresponding block may only be executed, and contents of the memory block are prohibited from being accessed as data.

The policies may be combined as shown in Table 8-1 on page 219.

| FMPPEn | FMPREn | Protection |
|--------|--------|--|
| 0 | 0 | Execute-only protection. The block may only be executed and may not be written or erased. This mode is used to protect code. |
| 1 | 0 | The block may be written, erased or executed, but not read. This combination is unlikely to be used. |
| 0 | 1 | Read-only protection. The block may be read or executed but may not be written or erased. This mode is used to lock the block from further modification while allowing any read or execute access. |
| 1 | 1 | No protection. The block may be written, erased, executed or read. |

An access that attempts to program or erase a program-protected block is prohibited. An access that attempts to read an read-protected block is prohibited. Such accesses return data of all 0s. A controller interrupt may be optionally generated whenever an attempt is made to improperly access the Flash memory (by setting the AMASK bit in the **Flash Controller Interrupt Mask (FCIM)** register) to alert software developers of poorly behaving software during the development and debug phases.

The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. These settings create a policy of open access and programmability. The register bits may be changed by clearing the specific register bit. The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. The changes are committed using the **Flash Memory Control (FMC)** register. Details on programming these bits are discussed in "Nonvolatile Register Programming" on page 221.

8.3 Flash Memory Initialization and Configuration

8.3.1 Flash Memory Programming

The Stellaris[®] devices provide a user-friendly interface for Flash memory programming. All erase/program operations are handled via three registers: **Flash Memory Address (FMA)**, **Flash Memory Data (FMD)**, and **Flash Memory Control (FMC)**. Note that if the debug capabilities of the microcontroller have been deactivated, resulting in a "locked" state, a recovery sequence must be performed in order to reactivate the debug module. See "Recovering a "Locked" Microcontroller" on page 85.

Caution – The Flash memory is divided into sectors of electrically separated address ranges of 4 KB each, aligned on 4 KB boundaries. Erase/program operations on a 1-KB page have an electrical effect on the other three 1-KB pages within the sector. A specific 1-KB page must be erased after 6 total erase/program cycles occur to the other pages within it's 4-KB sector. The following sequence of operations on a 4-KB sector of Flash memory (Page 0..3) provides an example:

- Page 3 is erase and programmed with values.
- Page 0, Page 1, and Page 2 are erased and then programmed with values. At this point Page 3 has been affected by 3 erase/program cycles.
- Page 0, Page 1, and Page 2 are again erased and then programmed with values. At this point Page 3 has been affected by 6 erase/program cycles.
- If the contents of Page 3 must continue to be valid, Page 3 must be erased and reprogrammed before any other page in this sector has another erase or program operation.

8.3.1.1 To program a 32-bit word

- 1. Write source data to the **FMD** register.
- **2.** Write the target address to the **FMA** register.
- 3. Write the Flash memory write key and the WRITE bit (a value of 0xA442.0001) to the FMC register.
- 4. Poll the FMC register until the WRITE bit is cleared.

Important: To ensure proper operation, two writes to the same word must be separated by an ERASE. The following two sequences are allowed:

- ERASE -> PROGRAM value -> PROGRAM 0x0000.0000
- ERASE -> PROGRAM value -> ERASE

The following sequence is NOT allowed:

■ ERASE -> PROGRAM value -> PROGRAM value

8.3.1.2 To perform an erase of a 1-KB page

1. Write the page address to the **FMA** register.

- 2. Write the Flash memory write key and the ERASE bit (a value of 0xA442.0002) to the **FMC** register.
- 3. Poll the FMC register until the ERASE bit is cleared.

8.3.1.3 To perform a mass erase of the Flash memory

- 1. Write the Flash memory write key and the MERASE bit (a value of 0xA442.0004) to the **FMC** register.
- 2. Poll the FMC register until the MERASE bit is cleared.

8.3.2 32-Word Flash Memory Write Buffer

A 32-word write buffer provides the capability to perform faster write accesses to the Flash memory by concurrently programing 32 words with a single buffered Flash memory write operation. The buffered Flash memory write operation takes the same amount of time as the single word write operation controlled by bit 0 in the **FMC** register. The data for the buffered write is written to the **Flash Write Buffer (FWBn)** registers.

The registers are 32-word aligned with Flash memory, and therefore the register **FWB0** corresponds with the address in **FMA** where bits [6:0] of **FMA** are all 0. **FWB1** corresponds with the address in **FMA** + 0x4 and so on. Only the **FWBn** registers that have been updated since the previous buffered Flash memory write operation are written. The **Flash Write Buffer Valid (FWBVAL)** register shows which registers have been written since the last buffered Flash memory write operation. This register contains a bit for each of the 32 **FWBn** registers, where bit[n] of **FWBVAL** corresponds to **FWBn**. The **FWBn** register has been updated if the corresponding bit in the **FWBVAL** register is set.

8.3.2.1 To program 32 words with a single buffered Flash memory write operation

- 1. Write the source data to the **FWBn** registers.
- 2. Write the target address to the **FMA** register. This must be a 32-word aligned address (that is, bits [6:0] in **FMA** must be 0s).
- 3. Write the Flash memory write key and the WRBUF bit (a value of 0xA442.0001) to the **FMC2** register.
- 4. Poll the FMC2 register until the WRBUF bit is cleared.

8.3.3 Nonvolatile Register Programming

This section discusses how to update registers that are resident within the Flash memory itself. These registers exist in a separate space from the main Flash memory array and are not affected by an ERASE or MASS ERASE operation. The bits in these registers can be changed from 1 to 0 with a write operation. The register contents are unaffected by any reset condition except power-on reset, which returns the register contents to 0xFFFF.FFF. By committing the register values using the COMT bit in the **FMC** register, the register contents become nonvolatile and are therefore retained following power cycling. Once the register contents are committed, the only way to restore the factory default values is to perform the sequence described in "Recovering a "Locked" Microcontroller" on page 85.

With the exception of the **USER_DBG** register, the settings in these registers can be tested before committing them to Flash memory. For the **USER_DBG** register, the data to be written is loaded into the **FMD** register before it is committed. The **FMD** register is read only and does not allow the **USER_DBG** operation to be tried before committing it to nonvolatile memory.

Important: The Flash memory resident registers can only have bits changed from 1 to 0 by user programming and can only be committed once. After being committed, these registers can only be restored to their factory default values only by performing the sequence described in "Recovering a "Locked" Microcontroller" on page 85. The mass erase of the main Flash memory array caused by the sequence is performed prior to restoring these registers.

In addition, the USER_REG0, USER_REG1, USER_REG2, USER_REG3, and USER_DBG registers each use bit 31 (NW) to indicate that they have not been committed and bits in the register may be changed from 1 to 0. Table 8-2 on page 222 provides the **FMA** address required for commitment of each of the registers and the source of the data to be written when the **FMC** register is written with a value of 0xA442.0008. After writing the COMT bit, the user may poll the **FMC** register to wait for the commit operation to complete.

Table 8-2. User-Programmable Flash Memory Resident Registers

| Register to be Committed | FMA Value | Data Source |
|--------------------------|-------------|-------------|
| FMPRE0 | 0x0000.0000 | FMPRE0 |
| FMPPE0 | 0x0000.0001 | FMPPE0 |
| USER_REG0 | 0x8000.0000 | USER_REG0 |
| USER_REG1 | 0x8000.0001 | USER_REG1 |
| USER_REG2 | 0x8000.0002 | USER_REG2 |
| USER_REG3 | 0x8000.0003 | USER_REG3 |
| USER_DBG | 0x7510.0000 | FMD |

8.4 Register Map

Table 8-3 on page 222 lists the ROM Controller register and the Flash memory and control registers. The offset listed is a hexadecimal increment to the register's address. The **FMA**, **FMD**, **FMC**, **FCRIS**, **FCIM**, **FCMISC**, **FMC2**, **FWBVAL**, and **FWBn** register offsets are relative to the Flash memory control base address of 0x400F.D000. The ROM and Flash memory protection register offsets are relative to the System Control base address of 0x400F.E000.

Table 8-3. Flash Register Map

| Offset | Name | Туре | Reset | Description | See page |
|----------|--------------------------|-------------|-------------|--|-------------|
| Flash Me | mory Registers (Flash Co | ontrol Offs | set) | | ' |
| 0x000 | FMA | R/W | 0x0000.0000 | Flash Memory Address | 224 |
| 0x004 | FMD | R/W | 0x0000.0000 | Flash Memory Data | 225 |
| 0x008 | FMC | R/W | 0x0000.0000 | Flash Memory Control | 226 |
| 0x00C | FCRIS | RO | 0x0000.0000 | Flash Controller Raw Interrupt Status | 228 |
| 0x010 | FCIM | R/W | 0x0000.0000 | Flash Controller Interrupt Mask | 229 |
| 0x014 | FCMISC | R/W1C | 0x0000.0000 | Flash Controller Masked Interrupt Status and Clear | 230 |
| 0x020 | FMC2 | R/W | 0x0000.0000 | Flash Memory Control 2 | 231 |
| 0x030 | FWBVAL | R/W | 0x0000.0000 | Flash Write Buffer Valid | 232 |
| 0x0F8 | FCTL | R/W | 0x0000.0000 | Flash Control | 234 |

Table 8-3. Flash Register Map (continued)

| Offset | Name | Туре | Reset | Description | See page |
|------------------|--------------------------|------------|-------------|--|-------------|
| 0x100 - 0x17C | FWBn | R/W | 0x0000.0000 | Flash Write Buffer n | 233 |
| Memory I | Registers (System Contro | ol Offset) | | | ' |
| 0x0F0 | RMCTL | R/W1C | - | ROM Control | 235 |
| 0x0F4 | RMVER | RO | 0x0505.0400 | ROM Version Register | 236 |
| 0x130 | FMPRE0 | R/W | 0xFFFF.FFFF | Flash Memory Protection Read Enable 0 | 237 |
| 0x200 | FMPRE0 | R/W | 0xFFFF.FFFF | Flash Memory Protection Read Enable 0 | 237 |
| 0x134 | FMPPE0 | R/W | 0xFFFF.FFFF | Flash Memory Protection Program Enable 0 | 238 |
| 0x400 | FMPPE0 | R/W | 0xFFFF.FFFF | Flash Memory Protection Program Enable 0 | 238 |
| 0x1D0 | USER_DBG | R/W | 0xFFFF.FFFE | User Debug | 239 |
| 0x1E0 | USER_REG0 | R/W | 0xFFFF.FFFF | User Register 0 | 240 |
| 0x1E4 | USER_REG1 | R/W | 0xFFFF.FFFF | User Register 1 | 241 |
| 0x1E8 | USER_REG2 | R/W | 0xFFFF.FFFF | User Register 2 | 242 |
| 0x1EC | USER_REG3 | R/W | 0xFFFF.FFFF | User Register 3 | 243 |
| 0x204 | FMPRE1 | R/W | 0x0000.0000 | Flash Memory Protection Read Enable 1 | 244 |
| 0x208 | FMPRE2 | R/W | 0x0000.0000 | Flash Memory Protection Read Enable 2 | 245 |
| 0x20C | FMPRE3 | R/W | 0x0000.0000 | Flash Memory Protection Read Enable 3 | 246 |
| 0x404 | FMPPE1 | R/W | 0x0000.0000 | Flash Memory Protection Program Enable 1 | 247 |
| 0x408 | FMPPE2 | R/W | 0x0000.0000 | Flash Memory Protection Program Enable 2 | 248 |
| 0x40C | FMPPE3 | R/W | 0x0000.0000 | Flash Memory Protection Program Enable 3 | 249 |

8.5 Flash Memory Register Descriptions (Flash Control Offset)

This section lists and describes the Flash Memory registers, in numerical order by address offset. Registers in this section are relative to the Flash control base address of 0x400F.D000.


Register 1: Flash Memory Address (FMA), offset 0x000

During a write operation, this register contains a 4-byte-aligned address and specifies where the data is written. During erase operations, this register contains a 1 KB-aligned address and specifies which page is erased. Note that the alignment requirements must be met by software or the results of the operation are unpredictable.

Flash Memory Address (FMA)

Base 0x400F.D000

Offset 0x000 Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:16 | reserved | RO | 0x0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 15:0 | OFFSET | R/W | 0x0 | Address Offset |

Address offset in Flash memory where operation is performed, except for nonvolatile registers (see "Nonvolatile Register

Programming" on page 221 for details on values for this field).


Register 2: Flash Memory Data (FMD), offset 0x004

This register contains the data to be written during the programming cycle or read during the read cycle. Note that the contents of this register are undefined for a read access of an execute-only block. This register is not used during erase cycles.

Flash Memory Data (FMD)

Base 0x400F.D000

Offset 0x004 Type R/W, reset 0x0000.0000



Bit/Field Name Type Reset Description
31:0 DATA R/W 0x0000.0000 Data Value

Data value for write operation.

Register 3: Flash Memory Control (FMC), offset 0x008

When this register is written, the Flash memory controller initiates the appropriate access cycle for the location specified by the **Flash Memory Address (FMA)** register (see page 224). If the access is a write access, the data contained in the **Flash Memory Data (FMD)** register (see page 225) is written to the specified address.


This register must be the final register written and initiates the memory operation. The four control bits in the lower byte of this register are used to initiate memory operations.

Care must be taken not to set multiple control bits as the results of such an operation are unpredictable.

Flash Memory Control (FMC)

Base 0x400F.D000 Offset 0x008

Type R/W, reset 0x0000.0000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|--------|---|
| 31:16 | WRKEY | WO | 0x0000 | Flash Memory Write Key |
| | | | | This field contains a write key, which is used to minimize the incidence of accidental Flash memory writes. The value 0xA442 must be written into this field for a Flash memory write to occur. Writes to the FMC register without this WRKEY value are ignored. A read of this field returns the value 0. |
| 15:4 | reserved | RO | 0x000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 3 | COMT | R/W | 0 | Commit Register Value |

This bit is used to commit writes to Flash-memory-resident registers and to monitor the progress of that process.

Value Description

Set this bit to commit (write) the register value to a Flash-memory-resident register.

When read, a 1 indicates that the previous commit access is not complete.

0 A write of 0 has no effect on the state of this bit.

When read, a 0 indicates that the previous commit access is complete.

A commit can take up to 50 µs.

See "Nonvolatile Register Programming" on page 221 for more information on programming Flash-memory-resident registers.

| Bit/Field | Name | Туре | Reset | Description |
|-----------|--------|------|-------|---|
| 2 | MERASE | R/W | 0 | Mass Erase Flash Memory |
| | | | | This bit is used to mass erase the Flash main memory and to monitor the progress of that process. |
| | | | | Value Description |
| | | | | 1 Set this bit to erase the Flash main memory. |
| | | | | When read, a 1 indicates that the previous mass erase access is not complete. |
| | | | | 0 A write of 0 has no effect on the state of this bit. |
| | | | | When read, a 0 indicates that the previous mass erase access is complete. |
| | | | | A mass erase can take up to 250 ms. |
| 1 | ERASE | R/W | 0 | Erase a Page of Flash Memory |
| | | | | This bit is used to erase a page of Flash memory and to monitor the progress of that process. |
| | | | | Value Description |
| | | | | Set this bit to erase the Flash memory page specified by the contents of the FMA register. |
| | | | | When read, a 1 indicates that the previous page erase access is not complete. |
| | | | | 0 A write of 0 has no effect on the state of this bit. |
| | | | | When read, a 0 indicates that the previous page erase access is complete. |
| | | | | A page erase can take up to 25 ms. |
| 0 | WRITE | R/W | 0 | Write a Word into Flash Memory |
| | | | | This bit is used to write a word into Flash memory and to monitor the progress of that process. |
| | | | | Value Description |
| | | | | Set this bit to write the data stored in the FMD register into the Flash memory location specified by the contents of the FMA register. |
| | | | | When read, a 1 indicates that the write update access is not complete. |
| | | | | 0 A write of 0 has no effect on the state of this bit. |
| | | | | When read, a 0 indicates that the previous write update access is complete. |
| | | | | Writing a single word can take up to 50 μs. |

October 09, 2009 227


Register 4: Flash Controller Raw Interrupt Status (FCRIS), offset 0x00C

This register indicates that the Flash memory controller has an interrupt condition. An interrupt is sent to the interrupt controller only if the corresponding **FCIM** register bit is set.

Flash Controller Raw Interrupt Status (FCRIS)

Base 0x400F.D000

Offset 0x00C Type RO, reset 0x0000.0000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|------------|---|
| 31:2 | reserved | RO | 0x0000.000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 1 | PRIS | RO | 0 | Programming Raw Interrupt Status |
| | | | | This bit provides status on programming cycles which are write or erase actions generated through the FMC or FMC2 register bits (see page 226 and page 231). |
| | | | | Value Description |
| | | | | 1 The programming cycle has completed. |
| | | | | The programming cycle has not completed. |
| | | | | This status is sent to the interrupt controller when the ${\tt PMASK}$ bit in the ${\tt FCIM}$ register is set. |
| | | | | This bit is cleared by writing a 1 to the ${\tt PMISC}$ bit in the \textbf{FCMISC} register. |
| 0 | ARIS | RO | 0 | Access Raw Interrupt Status |

Value Description

The program tried to access the Flash memory counter to the policy set in the FMPREn and FMPPEn registers.

This bit indicates if the Flash memory was improperly accessed.

0 No access has tried to improperly access the Flash memory.

This status is sent to the interrupt controller when the ${\tt AMASK}$ bit in the ${\tt FCIM}$ register is set.

This bit is cleared by writing a 1 to the AMISC bit in the FCMISC register.

Register 5: Flash Controller Interrupt Mask (FCIM), offset 0x010


This register controls whether the Flash memory controller generates interrupts to the controller.

Flash Controller Interrupt Mask (FCIM)

Base 0x400F.D000 Offset 0x010

0

Type R/W, reset 0x0000.0000



0

R/W

AMASK

| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|------------|---|
| 31:2 | reserved | RO | 0x0000.000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 1 | PMASK | R/W | 0 | Programming Interrupt Mask |
| | | | | This bit controls the reporting of the programming raw interrupt status to the interrupt controller. |
| | | | | Value Description |
| | | | | An interrupt is sent to the interrupt controller when the PRIS bit is set. |
| | | | | O The PRIS interrupt is suppressed and not sent to the interrupt controller. |
| | | | | |

This bit controls the reporting of the access raw interrupt status to the interrupt controller.

Value Description

Access Interrupt Mask

- An interrupt is sent to the interrupt controller when the ARIS bit is set.
- 0 The ${\tt ARIS}$ interrupt is suppressed and not sent to the interrupt controller.


Register 6: Flash Controller Masked Interrupt Status and Clear (FCMISC), offset 0x014

This register provides two functions. First, it reports the cause of an interrupt by indicating which interrupt source or sources are signalling the interrupt. Second, it serves as the method to clear the interrupt reporting.

Flash Controller Masked Interrupt Status and Clear (FCMISC)

Base 0x400F.D000

Offset 0x014
Type R/W1C, reset 0x0000.0000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|-------|------------|---|
| 31:2 | reserved | RO | 0x0000.000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 1 | PMISC | R/W1C | 0 | Programming Masked Interrupt Status and Clear |

Value Description

1 When read, a 1 indicates that an unmasked interrupt was signaled because a programming cycle completed.

Writing a 1 to this bit clears PMISC and also the PRIS bit in the FCRIS register (see page 228).

When read, a 0 indicates that a programming cycle complete 0 interrupt has not occurred.

A write of 0 has no effect on the state of this bit.

| 0 AMISC R/W1C 0 Access M | asked Interrupt Status and Clear |
|--------------------------|----------------------------------|
|--------------------------|----------------------------------|

Value Description

When read, a 1 indicates that an unmasked interrupt was signaled because an improper access to protected Flash memory was attempted.

Writing a 1 to this bit clears AMISC and also the ARIS bit in the FCRIS register (see page 228).

0 When read, a 0 indicates that no improper accesses have occurred.

A write of 0 has no effect on the state of this bit.

Register 7: Flash Memory Control 2 (FMC2), offset 0x020


When this register is written, the Flash memory controller initiates the appropriate access cycle for the location specified by the **Flash Memory Address (FMA)** register (see page 224). If the access is a write access, the data contained in the **Flash Write Buffer (FWB)** registers is written.

This register must be the final register written as it initiates the memory operation.

Flash Memory Control 2 (FMC2)

Base 0x400F.D000 Offset 0x020

Type R/W, reset 0x0000.0000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|--------|---|
| 31:16 | WRKEY | WO | 0x0000 | Flash Memory Write Key |
| | | | | This field contains a write key, which is used to minimize the incidence of accidental Flash memory writes. The value 0xA442 must be written into this field for a write to occur. Writes to the FMC2 register without this WRKEY value are ignored. A read of this field returns the value 0. |
| 15:1 | reserved | RO | 0x000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 0 | WRBUF | R/W | 0 | Buffered Flash Memory Write |

This bit is used to start a buffered write to Flash memory.

Value Description

Set this bit to write the data stored in the FWBn registers to the location specified by the contents of the FMA register.

When read, a 1 indicates that the previous buffered Flash memory write access is not complete.

0 A write of 0 has no effect on the state of this bit.

When read, a 0 indicates that the previous buffered Flash memory write access is complete.

A buffered Flash memory write can take up to 4 ms.

Register 8: Flash Write Buffer Valid (FWBVAL), offset 0x030


This register provides a bitwise status of which **FWBn** registers have been written by the processor since the last write of the Flash memory write buffer. The entries with a 1 are written on the next write of the Flash memory write buffer. This register is cleared after the write operation by hardware. A protection violation on the write operation also clears this status.

Software can program the same 32 words to various Flash memory locations by setting the FWB[n] bits after they are cleared by the write operation. The next write operation then uses the same data as the previous one. In addition, if a **FWBn** register change should not be written to Flash memory, software can clear the corresponding FWB[n] bit to preserve the existing data when the next write operation occurs.

Flash Write Buffer Valid (FWBVAL)

Base 0x400F.D000 Offset 0x030

Type R/W, reset 0x0000.0000




Value Description

- The corresponding FWBn register has been updated since the last buffer write operation and is ready to be written to Flash memory.
- The corresponding **FWBn** register has no new data to be written.

Bit 0 corresponds to **FWB0**, offset 0x100, and bit 31 corresponds to **FWB31**, offset 0x13C.

Register 9: Flash Write Buffer n (FWBn), offset 0x100 - 0x17C

These 32 registers hold the contents of the data to be written into the Flash memory on a buffered Flash memory write operation. The offset selects one of the 32-bit registers. Only **FWBn** registers that have been updated since the preceding buffered Flash memory write operation are written into the Flash memory, so it is not necessary to write the entire bank of registers in order to write 1 or 2 words. The **FWBn** registers are written into the Flash memory with the **FWB0** register corresponding to the address contained in **FMA**. **FWB1** is written to the address **FMA**+0x4 etc. Note that only data bits that are 0 result in the Flash memory being modified. A data bit that is 1 leaves the content of the Flash memory bit at its previous value.




Data to be written into the Flash memory.

Register 10: Flash Control (FCTL), offset 0x0F8

This register is used to ensure that the microcontroller is powered down in a controlled fashion in systems where power is cycled more frequently than once every five minutes. The USDREQ bit should be set to indicate that power is going to be turned off. Software should poll the USDACK bit to determine when it is acceptable to power down.

Note that this power-down process is not required if the microcontroller enters hibernation mode prior to power being removed.





| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|------------|---|
| 31:2 | reserved | RO | 0x0000.000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 1 | USDACK | RO | 0 | User Shut Down Acknowledge |
| | | | | Value Description The microcontroller can be powered down. The microcontroller cannot yet be powered down. |
| | | | | This bit should be set within 50 ms of setting the USDREQ bit. |
| 0 | USDREQ | R/W | 0 | User Shut Down Request |
| | | | | Value Description |

- 1 Requests permission to power down the microcontroller.
- 0 No effect.

Memory Register Descriptions (System Control Offset) 8.6


The remainder of this section lists and describes the registers that reside in Flash memory, in numerical order by address offset. Registers in this section are relative to the System Control base address of 0x400F.E000.

Register 11: ROM Control (RMCTL), offset 0x0F0

This register provides control of the ROM controller state. This register offset is relative to the System Control base address of 0x400F.E000.

ROM Control (RMCTL)

Base 0x400F.E000 Offset 0x0F0 Type R/W1C, reset -



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|-------|------------|---|
| 31:1 | reserved | RO | 0x0000.000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 0 | ВА | R/W1C | _ | Boot Alias |

Upon reset, the system control module checks address 0x000.0004 to see if it has a valid reset vector. If the data at address 0x0000.0004 is 0xFFFF.FFFF, then it is assumed that the Flash memory has not yet been programmed, and this bit is then set by hardware so that the on-chip ROM appears at address 0x0.

Value Description

- 1 The microcontroller's ROM appears at address 0x0. This bit is set automatically if the data at address 0x0000.0004 is 0xFFFF.FFFF.
- 0 The Flash memory is at address 0x0.

This bit is cleared by writing a 1 to this bit position.

Register 12: ROM Version Register (RMVER), offset 0x0F4

Note: Offset is relative to System Control base address of 0x400FE000.

A 32-bit read-only register containing the ROM content version information.

ROM Version Register (RMVER)

Base 0x400F.E000 Offset 0x0F4 Type RO, reset 0x0505.0400

| .,,,,, | , | | | | | | | | | | | | | | | |
|--------|-----------|----|------|----|----------------|-----|-----------|-------------|---------------------|-----------|-----------|-----------|------------|-----|----|----|
| | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| | · ' | | 1 | CO | NT | | | | | | | SI | ZE | | | ' |
| Type | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO |
| Reset | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 |
| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | · | | 1 | VE | I I ER I | | | | | | | RE | [| | | ' |
| Туре | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO |
| Reset | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| E | Bit/Field | | Nam | ie | Тур | ре | Reset | Des | cription | | | | | | | |
| | 31:24 | | CON | ΙΤ | R | С | 0x05 | RON | // Conter | nts | | | | | | |
| | | | | | | | | Valu 0x0 | ue Desc 5 Stella | • | Loader | & Driver | Lib with a | AES | | |
| | 23:16 | | SIZI | E | R | О | 0x00 0x05 | RON | /I Size | | | | | | | |
| | | | | | | | | This | field en | codes th | e size of | f the ROI | M. | | | |
| | | | | | | | | Valu | ue Desc | ription | | | | | | |
| | | | | | | | | 0x0 | | • | Loodor | & Driver | Lih | | | |
| | | | | | | | | | | | | | | | | |
| | | | | | | | | 0x0 | 5 Stella | aris Boot | Loader | & Driver | Lib with A | AES | | |
| | 15:8 | | VEF | ₹ | R | 0 | 0x104 | RON | // Versio | n | | | | | | |
| | 7:0 | | RE\ | / | R | O C | 0x0 | RON | /I Revision | on | | | | | | |

Register 13: Flash Memory Protection Read Enable 0 (FMPRE0), offset 0x130 and 0x200


Note: This register is aliased for backwards compatability.

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the read-only protection bits for each 2-KB flash block (**FMPPEn** stores the execute-only bits). Flash memory up to a total of 64 KB is controlled by this register. Other **FMPREn** registers (if any) provide protection for other 64K blocks. This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. The reset value shown only applies to power-on reset; any other type of reset does not affect this register. Once committed, the only way to restore the factory default value of this register is to perform the "Recover Locked Device" sequence detailed in the JTAG chapter. For additional information, see the "Flash Memory Protection" section.

Flash Memory Protection Read Enable 0 (FMPRE0)

Base 0x400F.E000 Offset 0x130 and 0x200 Type R/W, reset 0xFFFF.FFFF



| Bit/Field | Name | Type | Reset | Description |
|-----------|-------------|------|-----------|-------------------|
| 31:0 | READ ENABLE | R/W | 0xFFFFFFF | Flash Read Enable |

Configures 2-KB flash blocks to be read or executed only. The policies may be combined as shown in the table "Flash Protection Policy Combinations".

Value Description

0xFFFFFFF Bits [31:0] each enable protection on a 2-KB block of Flash memory up to the total of 64 KB.

Register 14: Flash Memory Protection Program Enable 0 (FMPPE0), offset 0x134 and 0x400


Note: This register is aliased for backwards compatability.

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the execute-only protection bits for each 2-KB flash block (**FMPREn** stores the execute-only bits). Flash memory up to a total of 64 KB is controlled by this register. Other **FMPPEn** registers (if any) provide protection for other 64K blocks. This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. The reset value shown only applies to power-on reset; any other type of reset does not affect this register. Once committed, the only way to restore the factory default value of this register is to perform the "Recover Locked Device" sequence detailed in the JTAG chapter. For additional information, see the "Flash Memory Protection" section.

Flash Memory Protection Program Enable 0 (FMPPE0)

Base 0x400F.E000 Offset 0x134 and 0x400 Type R/W, reset 0xFFFF.FFFF



Bit/Field Name Type Reset Description

31:0 PROG_ENABLE R/W 0xFFFFFFF Flash Programming Enable

Configures 2-KB flash blocks to be execute only. The policies may be combined as shown in the table "Flash Protection Policy Combinations".

Value Description

0xFFFFFFF Bits [31:0] each enable protection on a 2-KB block of Flash memory up to the total of 64 KB.

Register 15: User Debug (USER_DBG), offset 0x1D0


Note: Offset is relative to System Control base address of 0x400FE000.

This register provides a write-once mechanism to disable external debugger access to the device in addition to 27 additional bits of user-defined data. The DBG0 bit (bit 0) is set to 0 from the factory and the DBG1 bit (bit 1) is set to 1, which enables external debuggers. Changing the DBG1 bit to 0 disables any external debugger access to the device permanently, starting with the next power-up cycle of the device. The NW bit (bit 31) indicates that the register has not yet been committed and is controlled through hardware to ensure that the register is only committed once. Prior to being committed, bits can only be changed from 1 to 0. The reset value shown only applies to power-on reset; any other type of reset does not affect this register. The only way to restore the factory default value of this register is to perform the "Recover Locked Device" sequence detailed in the JTAG chapter.

User Debug (USER_DBG)

Base 0x400F.E000 Offset 0x1D0

Type R/W, reset 0xFFFF.FFFE



| Bit/Field | Name | Type | Reset | Description |
|-----------|------|------|-----------|---|
| 31 | NW | R/W | 1 | User Debug Not Written |
| | | | | When set, this bit indicates that this 32-bit register has not been committed. When clear, this bit specifies that this register has been committed and may not be committed again. |
| 30:2 | DATA | R/W | 0x1FFFFFF | User Data |
| | | | | Contains the user data value. This field is initialized to all 1s and can only be committed once. |
| 1 | DBG1 | R/W | 1 | Debug Control 1 |
| | | | | The $\mathtt{DBG1}$ bit must be 1 and $\mathtt{DBG0}$ must be 0 for debug to be available. |
| 0 | DBG0 | R/W | 0 | Debug Control 0 |
| | | | | The DBG1 bit must be 1 and DBG0 must be 0 for debug to be available. |

Register 16: User Register 0 (USER_REG0), offset 0x1E0


Note: Offset is relative to System Control base address of 0x400FE000.

This register provides 31 bits of user-defined data that is non-volatile and can only be committed once. Bit 31 indicates that the register is available to be committed and is controlled through hardware to ensure that the register is only committed once. Prior to being committed, bits can only be changed from 1 to 0. The reset value shown only applies to power-on reset; any other type of reset does not affect this register. The write-once characteristics of this register are useful for keeping static information like communication addresses that need to be unique per part and would otherwise require an external EEPROM or other non-volatile device. The only way to restore the factory default value of this register is to perform the "Recover Locked Device" sequence detailed in the JTAG section.

User Register 0 (USER_REG0)

Base 0x400F.E000 Offset 0x1E0

Type R/W, reset 0xFFFF.FFFF



| Bit/Field | Name | Туре | Reset | Description |
|-----------|------|------|-----------|---|
| 31 | NW | R/W | 1 | Not Written |
| | | | | When set, this bit indicates that this 32-bit register has not been committed. When clear, this bit specifies that this register has been committed and may not be committed again. |
| 30:0 | DATA | R/W | 0x7FFFFFF | User Data |

Contains the user data value. This field is initialized to all 1s and can only be committed once.

Register 17: User Register 1 (USER_REG1), offset 0x1E4


Note: Offset is relative to System Control base address of 0x400FE000.

This register provides 31 bits of user-defined data that is non-volatile and can only be written once. Bit 31 indicates that the register is available to be written and is controlled through hardware to ensure that the register is only written once. The write-once characteristics of this register are useful for keeping static information like communication addresses that need to be unique per part and would otherwise require an external EEPROM or other non-volatile device.

User Register 1 (USER_REG1)

Base 0x400F.E000 Offset 0x1E4

Type R/W, reset 0xFFFF.FFFF



| Bit/Field | Name | Туре | Reset | Description |
|-----------|------|------|-----------|---|
| 31 | NW | R/W | 1 | Not Written |
| | | | | When set, this bit indicates that this 32-bit register has not been committed. When clear, this bit specifies that this register has been committed and may not be committed again. |
| 30:0 | DATA | R/W | 0x7FFFFFF | User Data |

Contains the user data value. This field is initialized to all 1s and can only be committed once.

Register 18: User Register 2 (USER_REG2), offset 0x1E8

Note: Offset is relative to System Control base address of 0x400FE000.


This register provides 31 bits of user-defined data that is non-volatile and can only be written once. Bit 31 indicates that the register is available to be written and is controlled through hardware to ensure that the register is only written once. The write-once characteristics of this register are useful for keeping static information like communication addresses that need to be unique per part and would otherwise require an external EEPROM or other non-volatile device.

User Register 2 (USER_REG2)

Base 0x400F.E000 Offset 0x1E8

D:4/E: -1-4

Type R/W, reset 0xFFFF.FFFF



| Bit/Field | Name | Туре | Reset | Description |
|-----------|------|-------|----------|---|
| 31 | NW | R/W | 1 | Not Written |
| | | | | When set, this bit indicates that this 32-bit register has not been committed. When clear, this bit specifies that this register has been committed and may not be committed again. |
| 30:0 | DATA | R/W 0 | x7FFFFFF | User Data |

Contains the user data value. This field is initialized to all 1s and can only be committed once.

Register 19: User Register 3 (USER REG3), offset 0x1EC

Note: Offset is relative to System Control base address of 0x400FE000.


This register provides 31 bits of user-defined data that is non-volatile and can only be written once. Bit 31 indicates that the register is available to be written and is controlled through hardware to ensure that the register is only written once. The write-once characteristics of this register are useful for keeping static information like communication addresses that need to be unique per part and would otherwise require an external EEPROM or other non-volatile device.

User Register 3 (USER_REG3)

Base 0x400F.E000 Offset 0x1EC

D:4/E: -1-4

Type R/W, reset 0xFFFF.FFFF



| Bit/Field | Name | Туре | Reset | Description |
|-----------|------|-------|----------|---|
| 31 | NW | R/W | 1 | Not Written |
| | | | | When set, this bit indicates that this 32-bit register has not been committed. When clear, this bit specifies that this register has been committed and may not be committed again. |
| 30:0 | DATA | R/W 0 | x7FFFFFF | User Data |

Contains the user data value. This field is initialized to all 1s and can only be committed once.

Register 20: Flash Memory Protection Read Enable 1 (FMPRE1), offset 0x204


Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the read-only protection bits for each 2-KB flash block (**FMPPEn** stores the execute-only bits). Flash memory up to a total of 64 KB is controlled by this register. Other **FMPREn** registers (if any) provide protection for other 64K blocks. This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. The reset value shown only applies to power-on reset; any other type of reset does not affect this register. Once committed, the only way to restore the factory default value of this register is to perform the "Recover Locked Device" sequence detailed in the JTAG chapter. If the Flash memory size on the device is less than 64 KB, this register usually reads as zeroes, but software should not rely on these bits to be zero. For additional information, see the "Flash Memory Protection" section.

Flash Memory Protection Read Enable 1 (FMPRE1)

Base 0x400F.E000 Offset 0x204

Type R/W, reset 0x0000.0000



31:0 READ_ENABLE R/W 0x00000000 Flash Read Enable

Configures 2-KB flash blocks to be read or executed only. The policies may be combined as shown in the table "Flash Protection Policy Combinations".

Value Description

0x00000000 Bits [31:0] each enable protection on a 2-KB block of Flash memory in memory range from 65 to 128 KB.

Register 21: Flash Memory Protection Read Enable 2 (FMPRE2), offset 0x208

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the read-only protection bits for each 2-KB flash block (**FMPPEn** stores the execute-only bits). Flash memory up to a total of 64 KB is controlled by this register. Other **FMPREn** registers (if any) provide protection for other 64K blocks. This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. The reset value shown only applies to power-on reset; any other type of reset does not affect this register. Once committed, the only way to restore the factory default value of this register is to perform the "Recover Locked Device" sequence detailed in the JTAG chapter. If the Flash memory size on the device is less than 128 KB, this register usually reads as zeroes, but software should not rely on these bits to be zero. For additional information, see the "Flash Memory Protection" section.

Flash Memory Protection Read Enable 2 (FMPRE2)


READ ENABLE

R/W

Base 0x400F.E000 Offset 0x208

31.0

Type R/W, reset 0x0000.0000



0x00000000 Flash Read Enable

Configures 2-KB flash blocks to be read or executed only. The policies may be combined as shown in the table "Flash Protection Policy Combinations".

Value Description

0x00000000 Bits [31:0] each enable protection on a 2-KB block of Flash memory in the range from 129 to 192 KB.

Register 22: Flash Memory Protection Read Enable 3 (FMPRE3), offset 0x20C


Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the read-only protection bits for each 2-KB flash block (**FMPPEn** stores the execute-only bits). Flash memory up to a total of 64 KB is controlled by this register. Other **FMPREn** registers (if any) provide protection for other 64K blocks. This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. The reset value shown only applies to power-on reset; any other type of reset does not affect this register. Once committed, the only way to restore the factory default value of this register is to perform the "Recover Locked Device" sequence detailed in the JTAG chapter. If the Flash memory size on the device is less than 192 KB, this register usually reads as zeroes, but software should not rely on these bits to be zero. For additional information, see the "Flash Memory Protection" section.

Flash Memory Protection Read Enable 3 (FMPRE3)

Base 0x400F.E000 Offset 0x20C

Type R/W, reset 0x0000.0000



31:0 READ_ENABLE R/W 0x00000000 Flash Read Enable

Configures 2-KB flash blocks to be read or executed only. The policies may be combined as shown in the table "Flash Protection Policy Combinations".

Value Description

0x00000000 Bits [31:0] each enable protection on a 2-KB block of Flash memory in the range from 193 to 256 KB.

Register 23: Flash Memory Protection Program Enable 1 (FMPPE1), offset 0x404

Note: Offset is relative to System Control base address of 0x400FE000.


This register stores the execute-only protection bits for each 2-KB flash block (**FMPREn** stores the execute-only bits). Flash memory up to a total of 64 KB is controlled by this register. Other **FMPPEn** registers (if any) provide protection for other 64K blocks. This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. The reset value shown only applies to power-on reset; any other type of reset does not affect this register. Once committed, the only way to restore the factory default value of this register is to perform the "Recover Locked Device" sequence detailed in the JTAG chapter. If the Flash memory size on the device is less than 64 KB, this register usually reads as zeroes, but software should not rely on these bits to be zero. For additional information, see the "Flash Memory Protection" section.

Flash Memory Protection Program Enable 1 (FMPPE1)

Base 0x400F.E000 Offset 0x404

31:0

Type R/W, reset 0x0000.0000



PROG_ENABLE R/W 0x00000000 Flash Programming Enable

Value Description

0x00000000 Bits [31:0] each enable protection on a 2-KB block of Flash memory in memory range from 65 to 128 KB.

Register 24: Flash Memory Protection Program Enable 2 (FMPPE2), offset 0x408


Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the execute-only protection bits for each 2-KB flash block (**FMPREn** stores the execute-only bits). Flash memory up to a total of 64 KB is controlled by this register. Other **FMPPEn** registers (if any) provide protection for other 64K blocks. This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. The reset value shown only applies to power-on reset; any other type of reset does not affect this register. Once committed, the only way to restore the factory default value of this register is to perform the "Recover Locked Device" sequence detailed in the JTAG chapter. If the Flash memory size on the device is less than 128 KB, this register usually reads as zeroes, but software should not rely on these bits to be zero. For additional information, see the "Flash Memory Protection" section.

Flash Memory Protection Program Enable 2 (FMPPE2)

Base 0x400F.E000 Offset 0x408

Type R/W, reset 0x0000.0000



Value Description

0x00000000 Bits [31:0] each enable protection on a 2-KB block of Flash memory in the range from 129 to 192 KB.

Register 25: Flash Memory Protection Program Enable 3 (FMPPE3), offset 0x40C

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the execute-only protection bits for each 2-KB flash block (**FMPREn** stores the execute-only bits). Flash memory up to a total of 64 KB is controlled by this register. Other **FMPPEn** registers (if any) provide protection for other 64K blocks. This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. The reset value shown only applies to power-on reset; any other type of reset does not affect this register. Once committed, the only way to restore the factory default value of this register is to perform the "Recover Locked Device" sequence detailed in the JTAG chapter. If the Flash memory size on the device is less than 192 KB, this register usually reads as zeroes, but software should not rely on these bits to be zero. For additional information, see the "Flash Memory Protection" section.

Flash Memory Protection Program Enable 3 (FMPPE3)

PROG_ENABLE


R/W

0x00000000

Base 0x400F.E000 Offset 0x40C

31:0

Type R/W, reset 0x0000.0000



Value Description

Flash Programming Enable

0x00000000 Bits [31:0] each enable protection on a 2-KB block of Flash memory in the range from 193 to 256 KB.

9 Micro Direct Memory Access (µDMA)


The LM3S5P56 microcontroller includes a Direct Memory Access (DMA) controller, known as micro-DMA (μ DMA). The μ DMA controller provides a way to offload data transfer tasks from the Cortex-M3 processor, allowing for more efficient use of the processor and the available bus bandwidth. The μ DMA controller can perform transfers between memory and peripherals. It has dedicated channels for each supported on-chip module and can be programmed to automatically perform transfers between peripherals and memory as the peripheral is ready to transfer more data. The μ DMA controller provides the following features:

- ARM PrimeCell® 32-channel configurable µDMA controller
- Support for memory-to-memory, memory-to-peripheral, and peripheral-to-memory in multiple transfer modes
 - Basic for simple transfer scenarios
 - Ping-pong for continuous data flow
 - Scatter-gather for a programmable list of arbitrary transfers initiated from a single request
- Highly flexible and configurable channel operation
 - Independently configured and operated channels
 - Dedicated channels for supported on-chip modules: GP Timer, USB, UART, ADC, SSI
 - Alternate channel assignments
 - One channel each for receive and transmit path for bidirectional modules
 - Dedicated channel for software-initiated transfers
 - Per-channel configurable bus arbitration scheme
 - Optional software-initiated requests for any channel
- Two levels of priority
- Design optimizations for improved bus access performance between µDMA controller and the processor core
 - µDMA controller access is subordinate to core access
 - RAM striping
 - Peripheral bus segmentation
- Data sizes of 8, 16, and 32 bits
- Transfer size is programmable in binary steps from 1 to 1024
- Source and destination address increment size of byte, half-word, word, or no increment
- Maskable peripheral requests

■ Interrupt on transfer completion, with a separate interrupt per channel

9.1 Block Diagram

Figure 9-1. µDMA Block Diagram



9.2 Functional Description

The μ DMA controller is a flexible and highly configurable DMA controller designed to work efficiently with the microcontroller's Cortex-M3 processor core. It supports multiple data sizes and address increment schemes, multiple levels of priority among DMA channels, and several transfer modes to allow for sophisticated programmed data transfers. The μ DMA controller's usage of the bus is always subordinate to the processor core, so it never holds up a bus transaction by the processor. Because the μ DMA controller is only using otherwise-idle bus cycles, the data transfer bandwidth it provides is essentially free, with no impact on the rest of the system. The bus architecture has been optimized to greatly enhance the ability of the processor core and the μ DMA controller to efficiently share the on-chip bus, thus improving performance. The optimizations include RAM striping and peripheral bus segmentation, which in many cases allow both the processor core and the μ DMA controller to access the bus and perform simultaneous data transfers.

The μ DMA controller can transfer data to and from the on-chip SRAM. However, because the Flash memory and ROM are located on a separate internal bus, it is not possible to transfer data from the Flash memory or ROM with the μ DMA controller.

Each peripheral function that is supported has a dedicated channel on the μ DMA controller that can be configured independently. The μ DMA controller implements a unique configuration method using channel control structures that are maintained in system memory by the processor. While simple transfer modes are supported, it is also possible to build up sophisticated "task" lists in memory that allow the μ DMA controller to perform arbitrary-sized transfers to and from arbitrary locations as part of a single transfer request. The μ DMA controller also supports the use of ping-pong buffering to accommodate constant streaming of data to or from a peripheral.

Each channel also has a configurable arbitration size. The arbitration size is the number of items that are transferred in a burst before the μDMA controller rearbitrates for channel priority. Using the arbitration size, it is possible to control exactly how many items are transferred to or from a peripheral each time it makes a μDMA service request.

9.2.1 Channel Assignments

μDMA channels 0-31 are assigned to peripherals according to the following table. The **DMA Channel Alternate Select (DMACHALT)** register (see page 298) can be used to specify the alternate assignment. Most channels have primary and alternate assignments. If the primary function is not available on this microcontroller, the alternate function becomes the primary function. If the alternate function is not available, the primary function is the only option.

Note: Channels noted in the table as "Available for software" may be assigned to peripherals in the future. However, they are currently available for software use. Channel 30 is dedicated for software use.

The USB endpoints mapped to μDMA channels 0-3 can be changed with the **USBDMASEL** register (see page 826).

Table 9-1. µDMA Channel Assignments

| μDMA Channel | Peripheral Assigned | Alternate Assignment |
|--------------|--------------------------|--------------------------|
| 0 | USB Endpoint 1 Receive | UART2 Receive |
| 1 | USB Endpoint 1 Transmit | UART2 Transmit |
| 2 | USB Endpoint 2 Receive | General-Purpose Timer 3A |
| 3 | USB Endpoint 2 Transmit | General-Purpose Timer 3B |
| 4 | USB Endpoint 3 Receive | General-Purpose Timer 2A |
| 5 | USB Endpoint 3 Transmit | General-Purpose Timer 2B |
| 6 | Available for software | General-Purpose Timer 2A |
| 7 | Available for software | General-Purpose Timer 2B |
| 8 | UART0 Receive | UART1 Receive |
| 9 | UART0 Transmit | UART1 Transmit |
| 10 | SSI0 Receive | SSI1 Receive |
| 11 | SSI0 Transmit | SSI1 Transmit |
| 12 | Available for software | UART2 Receive |
| 13 | Available for software | UART2 Transmit |
| 14 | ADC0 Sample Sequencer 0 | General-Purpose Timer 2A |
| 15 | ADC0 Sample Sequencer 1 | General-Purpose Timer 2B |
| 16 | ADC0 Sample Sequencer 2 | Available for software |
| 17 | ADC0 Sample Sequencer 3 | Available for software |
| 18 | General-Purpose Timer 0A | General-Purpose Timer 1A |
| 19 | General-Purpose Timer 0B | General-Purpose Timer 1B |
| 20 | General-Purpose Timer 1A | Available for software |
| 21 | General-Purpose Timer 1B | Available for software |
| 22 | UART1 Receive | Available for software |
| 23 | UART1 Transmit | Available for software |
| 24 | SSI1 Receive | ADC1 Sample Sequencer 0 |
| 25 | SSI1 Transmit | ADC1 Sample Sequencer 1 |

Table 9-1. µDMA Channel Assignments (continued)

| μDMA Channel | Peripheral Assigned | Alternate Assignment | |
|--------------|----------------------------|-------------------------|--|
| 26 | Available for software | ADC1 Sample Sequencer 2 | |
| 27 | Available for software | ADC1 Sample Sequencer 3 | |
| 28 | Available for software | Available for software | |
| 29 | Available for software | Available for software | |
| 30 | Dedicated for software use | | |
| 31 | Reserved | | |

9.2.2 Priority

The µDMA controller assigns priority to each channel based on the channel number and the priority level bit for the channel. Channel number 0 has the highest priority and as the channel number increases, the priority of a channel decreases. Each channel has a priority level bit to provide two levels of priority: default priority and high priority. If the priority level bit is set, then that channel has higher priority than all other channels at default priority. If multiple channels are set for high priority, then the channel number is used to determine relative priority among all the high priority channels.

The priority bit for a channel can be set using the **DMA Channel Priority Set (DMAPRIOSET)** register and cleared with the **DMA Channel Priority Clear (DMAPRIOCLR)** register.

9.2.3 Arbitration Size

When a μ DMA channel requests a transfer, the μ DMA controller arbitrates among all the channels making a request and services the μ DMA channel with the highest priority. Once a transfer begins, it continues for a selectable number of transfers before rearbitrating among the requesting channels again. The arbitration size can be configured for each channel, ranging from 1 to 1024 item transfers. After the μ DMA controller transfers the number of items specified by the arbitration size, it then checks among all the channels making a request and services the channel with the highest priority.

If a lower priority μ DMA channel uses a large arbitration size, the latency for higher priority channels is increased because the μ DMA controller completes the lower priority burst before checking for higher priority requests. Therefore, lower priority channels should not use a large arbitration size for best response on high priority channels.

The arbitration size can also be thought of as a burst size. It is the maximum number of items that are transferred at any one time in a burst. Here, the term arbitration refers to determination of μDMA channel priority, not arbitration for the bus. When the μDMA controller arbitrates for the bus, the processor always takes priority. Furthermore, the μDMA controller is held off whenever the processor must perform a bus transaction on the same bus, even in the middle of a burst transfer.

9.2.4 Request Types

The μ DMA controller responds to two types of requests from a peripheral: single or burst. Each peripheral may support either or both types of requests. A single request means that the peripheral is ready to transfer one item, while a burst request means that the peripheral is ready to transfer multiple items.

The μ DMA controller responds differently depending on whether the peripheral is making a single request or a burst request. If both are asserted, and the μ DMA channel has been set up for a burst transfer, then the burst request takes precedence. See Table 9-2, which shows how each peripheral supports the two request types.

Table 9-2. Request Type Support

| Peripheral | Single Request Signal | Burst Request Signal |
|-----------------------|-----------------------|------------------------------|
| USB TX | None | FIFO TXRDY |
| USB RX | None | FIFO RXRDY |
| UART TX | TX FIFO Not Full | TX FIFO Level (configurable) |
| UART RX | RX FIFO Not Empty | RX FIFO Level (configurable) |
| SSI TX | TX FIFO Not Full | TX FIFO Level (fixed at 4) |
| SSI RX | RX FIFO Not Empty | RX FIFO Level (fixed at 4) |
| ADC | None | Sequencer IE bit |
| General-Purpose Timer | None | Raw interrupt pulse |

9.2.4.1 Single Request

When a single request is detected, and not a burst request, the μDMA controller transfers one item and then stops to wait for another request.

9.2.4.2 Burst Request

When a burst request is detected, the μ DMA controller transfers the number of items that is the lesser of the arbitration size or the number of items remaining in the transfer. Therefore, the arbitration size should be the same as the number of data items that the peripheral can accommodate when making a burst request. For example, the UART generates a burst request based on the FIFO trigger level. In this case, the arbitration size should be set to the amount of data that the FIFO can transfer when the trigger level is reached. A burst transfer runs to completion once it is started, and cannot be interrupted, even by a higher priority channel. Burst transfers complete in a shorter time than the same number of non-burst transfers.

It may be desirable to use only burst transfers and not allow single transfers. For example, perhaps the nature of the data is such that it only makes sense when transferred together as a single unit rather than one piece at a time. The single request can be disabled by using the **DMA Channel Useburst Set (DMAUSEBURSTSET)** register. By setting the bit for a channel in this register, the µDMA controller only responds to burst requests for that channel.

9.2.5 Channel Configuration

The μ DMA controller uses an area of system memory to store a set of channel control structures in a table. The control table may have one or two entries for each μ DMA channel. Each entry in the table structure contains source and destination pointers, transfer size, and transfer mode. The control table can be located anywhere in system memory, but it must be contiguous and aligned on a 1024-byte boundary.

Table 9-3 on page 255 shows the layout in memory of the channel control table. Each channel may have one or two control structures in the control table: a primary control structure and an optional alternate control structure. The table is organized so that all of the primary entries are in the first half of the table, and all the alternate structures are in the second half of the table. The primary entry is used for simple transfer modes where transfers can be reconfigured and restarted after each transfer is complete. In this case, the alternate control structures are not used and therefore only the first half of the table must be allocated in memory; the second half of the control table is not necessary, and that memory can be used for something else. If a more complex transfer mode is used such as ping-pong or scatter-gather, then the alternate control structure is also used and memory space should be allocated for the entire table.

Any unused memory in the control table may be used by the application. This includes the control structures for any channels that are unused by the application as well as the unused control word for each channel.

Table 9-3. Control Structure Memory Map

| Offset | Channel | |
|--------|---------------|--|
| 0x0 | 0, Primary | |
| 0x10 | 1, Primary | |
| | | |
| 0x1F0 | 31, Primary | |
| 0x200 | 0, Alternate | |
| 0x210 | 1, Alternate | |
| | | |
| 0x3F0 | 31, Alternate | |

Table 9-4 shows an individual control structure entry in the control table. Each entry is aligned on a 16-byte boundary. The entry contains four long words: the source end pointer, the destination end pointer, the control word, and an unused entry. The end pointers point to the ending address of the transfer and are inclusive. If the source or destination is non-incrementing (as for a peripheral register), then the pointer should point to the transfer address.

Table 9-4. Channel Control Structure

| Offset | Description | | |
|--------|-------------------------|--|--|
| 0x000 | Source End Pointer | | |
| 0x004 | Destination End Pointer | | |
| 0x008 | Control Word | | |
| 0x00C | Unused | | |

The control word contains the following fields:

- Source and destination data sizes
- Source and destination address increment size
- Number of transfers before bus arbitration
- Total number of items to transfer
- Useburst flag
- Transfer mode

The control word and each field are described in detail in " μ DMA Channel Control Structure" on page 272. The μ DMA controller updates the transfer size and transfer mode fields as the transfer is performed. At the end of a transfer, the transfer size indicates 0, and the transfer mode indicates "stopped." Because the control word is modified by the μ DMA controller, it must be reconfigured before each new transfer. The source and destination end pointers are not modified, so they can be left unchanged if the source or destination addresses remain the same.

Prior to starting a transfer, a μ DMA channel must be enabled by setting the appropriate bit in the **DMA Channel Enable Set (DMAENASET)** register. A channel can be disabled by setting the

channel bit in the **DMA Channel Enable Clear (DMAENACLR)** register. At the end of a complete µDMA transfer, the controller automatically disables the channel.

9.2.6 Transfer Modes

The µDMA controller supports several transfer modes. Two of the modes support simple one-time transfers. Several complex modes support a continuous flow of data.

9.2.6.1 Stop Mode

While Stop is not actually a transfer mode, it is a valid value for the mode field of the control word. When the mode field has this value, the μDMA controller does not perform any transfers and disables the channel if it is enabled. At the end of a transfer, the μDMA controller updates the control word to set the mode to Stop.

9.2.6.2 Basic Mode

In Basic mode, the μ DMA controller performs transfers as long as there are more items to transfer, and a transfer request is present. This mode is used with peripherals that assert a μ DMA request signal whenever the peripheral is ready for a data transfer. Basic mode should not be used in any situation where the request is momentary even though the entire transfer should be completed. For example, a software-initiated transfer creates a momentary request, and in Basic mode, only one item is transferred on a software request.

When all of the items have been transferred using Basic mode, the µDMA controller sets the mode for that channel to Stop.

9.2.6.3 Auto Mode

Auto mode is similar to Basic mode, except that once a transfer request is received, the transfer runs to completion, even if the μ DMA request is removed. This mode is suitable for software-triggered transfers. Generally, Auto mode is not used with a peripheral.

When all the items have been transferred using Auto mode, the µDMA controller sets the mode for that channel to Stop.

9.2.6.4 **Ping-Pong**

Ping-Pong mode is used to support a continuous data flow to or from a peripheral. To use Ping-Pong mode, both the primary and alternate data structures must be implemented. Both structures are set up by the processor for data transfer between memory and a peripheral. The transfer is started using the primary control structure. When the transfer using the primary control structure is complete, the µDMA controller reads the alternate control structure for that channel to continue the transfer. Each time this happens, an interrupt is generated, and the processor can reload the control structure for the just-completed transfer. Data flow can continue indefinitely this way, using the primary and alternate control structures to switch back and forth between buffers as the data flows to or from the peripheral.

Refer to Figure 9-2 for an example showing operation in Ping-Pong mode.




Figure 9-2. Example of Ping-Pong µDMA Transaction

9.2.6.5 Memory Scatter-Gather

Memory Scatter-Gather mode is a complex mode used when data must be transferred to or from varied locations in memory instead of a set of contiguous locations in a memory buffer. For example, a gather μDMA operation could be used to selectively read the payload of several stored packets of a communication protocol and store them together in sequence in a memory buffer.

In Memory Scatter-Gather mode, the primary control structure is used to program the alternate control structure from a table in memory. The table is set up by the processor software and contains a list of control structures, each containing the source and destination end pointers, and the control word for a specific transfer. The mode of each control word must be set to Scatter-Gather mode. Each entry in the table is copied in turn to the alternate structure where it is then executed. The μ DMA controller alternates between using the primary control structure to copy the next transfer instruction from the list and then executing the new transfer instruction. The end of the list is marked by programming the control word for the last entry to use Basic transfer mode. Once the last transfer is performed using Basic mode, the μ DMA controller stops. A completion interrupt is generated only after the last transfer. It is possible to loop the list by having the last entry copy the primary control structure to point back to the beginning of the list (or to a new list). It is also possible to trigger a set of other channels to perform a transfer, either directly, by programming a write to the software trigger for another channel, or indirectly, by causing a peripheral action that results in a μ DMA request.

By programming the μ DMA controller using this method, a set of arbitrary transfers can be performed based on a single μ DMA request.

Refer to Figure 9-3 on page 259 and Figure 9-4 on page 260, which show an example of operation in Memory Scatter-Gather mode. This example shows a *gather* operation, where data in three separate buffers in memory is copied together into one buffer. Figure 9-3 on page 259 shows how the application sets up a μ DMA task list in memory that is used by the controller to perform three sets of copy operations from different locations in memory. The primary control structure for the channel that is used for the operation is configured to copy from the task list to the alternate control structure.

Figure 9-4 on page 260 shows the sequence as the μ DMA controller performs the three sets of copy operations. First, using the primary control structure, the μ DMA controller loads the alternate control structure with task A. It then performs the copy operation specified by task A, copying the data from the source buffer A to the destination buffer. Next, the μ DMA controller again uses the primary control structure to load task B into the alternate control structure, and then performs the B operation with the alternate control structure. The process is repeated for task C.





Figure 9-3. Memory Scatter-Gather, Setup and Configuration

NOTES:


- 1. Application has a need to copy data items from three separate locations in memory into one combined buffer.
- 2. Application sets up μDMA "task list" in memory, which contains the pointers and control configuration for three μDMA copy "tasks."
- 3. Application sets up the channel primary control structure to copy each task configuration, one at a time, to the alternate control structure, where it is executed by the μDMA controller.

Figure 9-4. Memory Scatter-Gather, µDMA Copy Sequence




Using the channel's primary control structure, the μDMA controller copies task A configuration to the channel's alternate control structure.

Then, using the channel's alternate control structure, the μDMA controller copies data from the source buffer A to the destination buffer.



Using the channel's primary control structure, the μDMA controller copies task B configuration to the channel's alternate control structure.

Then, using the channel's alternate control structure, the μDMA controller copies data from the source buffer B to the destination buffer.



Using the channel's primary control structure, the μDMA controller copies task C configuration to the channel's alternate control structure.

Then, using the channel's alternate control structure, the μDMA controller copies data from the source buffer C to the destination buffer.

9.2.6.6 Peripheral Scatter-Gather

Peripheral Scatter-Gather mode is very similar to Memory Scatter-Gather, except that the transfers are controlled by a peripheral making a μ DMA request. Upon detecting a request from the peripheral, the μ DMA controller uses the primary control structure to copy one entry from the list to the alternate control structure and then performs the transfer. At the end of this transfer, the next transfer is started only if the peripheral again asserts a μ DMA request. The μ DMA controller continues to perform transfers from the list only when the peripheral is making a request, until the last transfer is complete. A completion interrupt is generated only after the last transfer.

By using this method, the μ DMA controller can transfer data to or from a peripheral from a set of arbitrary locations whenever the peripheral is ready to transfer data.

Refer to Figure 9-5 on page 262 and Figure 9-6 on page 263, which show an example of operation in Peripheral Scatter-Gather mode. This example shows a gather operation, where data from three separate buffers in memory is copied to a single peripheral data register. Figure 9-5 on page 262 shows how the application sets up a μ DMA task list in memory that is used by the controller to perform three sets of copy operations from different locations in memory. The primary control structure for the channel that is used for the operation is configured to copy from the task list to the alternate control structure.

Figure 9-6 on page 263 shows the sequence as the μ DMA controller performs the three sets of copy operations. First, using the primary control structure, the μ DMA controller loads the alternate control structure with task A. It then performs the copy operation specified by task A, copying the data from the source buffer A to the peripheral data register. Next, the μ DMA controller again uses the primary control structure to load task B into the alternate control structure, and then performs the B operation with the alternate control structure. The process is repeated for task C.





Figure 9-5. Peripheral Scatter-Gather, Setup and Configuration

NOTES:


- 1. Application has a need to copy data items from three separate locations in memory into a peripheral data register.
- Application sets up μDMA "task list" in memory, which contains the pointers and control configuration for three μDMA copy "tasks."
- 3. Application sets up the channel primary control structure to copy each task configuration, one at a time, to the alternate control structure, where it is executed by the μDMA controller.

Figure 9-6. Peripheral Scatter-Gather, µDMA Copy Sequence



Using the channel's primary control structure, the μDMA controller copies task A configuration to the channel's alternate control structure.


Then, using the channel's alternate control structure, the μDMA controller copies data from the source buffer A to the peripheral data register.



Using the channel's primary control structure, the μDMA controller copies task B configuration to the channel's alternate control structure.

Then, using the channel's alternate control structure, the μDMA controller copies data from the source buffer B to the peripheral data register.

Task List uDMA Control Table Buffers



Using the channel's primary control structure, the μDMA controller copies task C configuration to the channel's alternate control structure.

Then, using the channel's alternate control structure, the μDMA controller copies data from the source buffer C to the peripheral data register.

9.2.7 Transfer Size and Increment

The µDMA controller supports transfer data sizes of 8, 16, or 32 bits. The source and destination data size must be the same for any given transfer. The source and destination address can be auto-incremented by bytes, half-words, or words, or can be set to no increment. The source and destination address increment values can be set independently, and it is not necessary for the address increment to match the data size as long as the increment is the same or larger than the data size. For example, it is possible to perform a transfer using 8-bit data size, but using an address increment of full words (4 bytes). The data to be transferred must be aligned in memory according to the data size (8, 16, or 32 bits).

Table 9-5 shows the configuration to read from a peripheral that supplies 8-bit data.

Table 9-5. µDMA Read Example: 8-Bit Peripheral

| Field | Configuration |
|-------------------------------|----------------------------------|
| Source data size | 8 bits |
| Destination data size | 8 bits |
| Source address increment | No increment |
| Destination address increment | Byte |
| Source end pointer | Peripheral read FIFO register |
| Destination end pointer | End of the data buffer in memory |

9.2.8 Peripheral Interface

Each peripheral that supports μ DMA has a single request and/or burst request signal that is asserted when the peripheral is ready to transfer data (see Table 9-2 on page 254). The request signal can be disabled or enabled using the **DMA Channel Request Mask Set (DMAREQMASKSET)** and **DMA Channel Request Mask Clear (DMAREQMASKCLR)** registers. The μ DMA request signal is disabled, or masked, when the channel request mask bit is set. When the request is not masked, the μ DMA channel is configured correctly and enabled, and the peripheral asserts the request signal, the μ DMA controller begins the transfer.

When a μ DMA transfer is complete, the μ DMA controller generates an interrupt, see "Interrupts and Errors" on page 265 for more information.

For more information on how a specific peripheral interacts with the μ DMA controller, refer to the DMA Operation section in the chapter that discusses that peripheral.

9.2.9 Software Request

One μ DMA channel is dedicated to software-initiated transfers. This channel also has a dedicated interrupt to signal completion of a μ DMA transfer. A transfer is initiated by software by first configuring and enabling the transfer, and then issuing a software request using the **DMA Channel Software Request (DMASWREQ)** register. For software-based transfers, the Auto transfer mode should be used.

It is possible to initiate a transfer on any channel using the **DMASWREQ** register. If a request is initiated by software using a peripheral µDMA channel, then the completion interrupt occurs on the interrupt vector for the peripheral instead of the software interrupt vector. Any channel may be used for software requests as long as the corresponding peripheral is not using µDMA for data transfer.

9.2.10 Interrupts and Errors

When a μ DMA transfer is complete, the μ DMA controller generates a completion interrupt on the interrupt vector of the peripheral. Therefore, if μ DMA is used to transfer data for a peripheral and interrupts are used, then the interrupt handler for that peripheral must be designed to handle the μ DMA transfer completion interrupt. If the transfer uses the software μ DMA channel, then the completion interrupt occurs on the dedicated software μ DMA interrupt vector (see Table 9-6).

When μDMA is enabled for a peripheral, the μDMA controller stops the normal transfer interrupts for a peripheral from reaching the interrupt controller (the interrupts are still reported in the peripheral's interrupt registers). Thus, when a large amount of data is transferred using μDMA , instead of receiving multiple interrupts from the peripheral as data flows, the interrupt controller receives only one interrupt when the transfer is complete. Unmasked peripheral error interrupts continue to be sent to the interrupt controller.

If the μ DMA controller encounters a bus or memory protection error as it attempts to perform a data transfer, it disables the μ DMA channel that caused the error and generates an interrupt on the μ DMA error interrupt vector. The processor can read the **DMA Bus Error Clear (DMAERRCLR)** register to determine if an error is pending. The ERRCLR bit is set if an error occurred. The error can be cleared by writing a 1 to the ERRCLR bit.

Table 9-6 shows the dedicated interrupt assignments for the µDMA controller.

Table 9-6. µDMA Interrupt Assignments

| Interrupt | Assignment | |
|-----------|--------------------------------|--|
| 46 | μDMA Software Channel Transfer | |
| 47 | μDMA Error | |

9.3 Initialization and Configuration

9.3.1 Module Initialization

Before the μ DMA controller can be used, it must be enabled in the System Control block and in the peripheral. The location of the channel control structure must also be programmed.

The following steps should be performed one time during system initialization:

- 1. The μDMA peripheral must be enabled in the System Control block. To do this, set the UDMA bit of the System Control RCGC2 register (see page 178).
- 2. Enable the μDMA controller by setting the MASTEREN bit of the **DMA Configuration (DMACFG)** register.
- Program the location of the channel control table by writing the base address of the table to the DMA Channel Control Base Pointer (DMACTLBASE) register. The base address must be aligned on a 1024-byte boundary.

9.3.2 Configuring a Memory-to-Memory Transfer

μDMA channel 30 is dedicated for software-initiated transfers. However, any channel can be used for software-initiated, memory-to-memory transfer if the associated peripheral is not being used.

9.3.2.1 Configure the Channel Attributes

First, configure the channel attributes:

- 1. Program bit 30 of the **DMA Channel Priority Set (DMAPRIOSET)** or **DMA Channel Priority Clear (DMAPRIOCLR)** registers to set the channel to High priority or Default priority.
- 2. Set bit 30 of the **DMA Channel Primary Alternate Clear (DMAALTCLR)** register to select the primary channel control structure for this transfer.
- 3. Set bit 30 of the **DMA Channel Useburst Clear (DMAUSEBURSTCLR)** register to allow the µDMA controller to respond to single and burst requests.
- **4.** Set bit 30 of the **DMA Channel Request Mask Clear (DMAREQMASKCLR)** register to allow the μDMA controller to recognize requests for this channel.

9.3.2.2 Configure the Channel Control Structure

Now the channel control structure must be configured.

This example transfers 256 words from one memory buffer to another. Channel 30 is used for a software transfer, and the control structure for channel 30 is at offset 0x1E0 of the channel control table. The channel control structure for channel 30 is located at the offsets shown in Table 9-7.

Table 9-7. Channel Control Structure Offsets for Channel 30

| Offset | Description | |
|----------------------------|------------------------------------|--|
| Control Table Base + 0x1E0 | Channel 30 Source End Pointer | |
| Control Table Base + 0x1E4 | Channel 30 Destination End Pointer | |
| Control Table Base + 0x1E8 | Channel 30 Control Word | |

Configure the Source and Destination

The source and destination end pointers must be set to the last address for the transfer (inclusive).

- 1. Program the source end pointer at offset 0x1E0 to the address of the source buffer + 0x3FC.
- 2. Program the destination end pointer at offset 0x1E4 to the address of the destination buffer + 0x3FC.

The control word at offset 0x1E8 must be programmed according to Table 9-8.

Table 9-8. Channel Control Word Configuration for Memory Transfer Example

| Field in DMACHCTL | Bits | Value | Description |
|-------------------|-------|-------|--------------------------------------|
| DSTINC | 31:30 | 2 | 32-bit destination address increment |
| DSTSIZE | 29:28 | 2 | 32-bit destination data size |
| SRCINC | 27:26 | 2 | 32-bit source address increment |
| SRCSIZE | 25:24 | 2 | 32-bit source data size |
| reserved | 23:18 | 0 | Reserved |
| ARBSIZE | 17:14 | 3 | Arbitrates after 8 transfers |
| XFERSIZE | 13:4 | 255 | Transfer 256 items |
| NXTUSEBURST | 3 | 0 | N/A for this transfer type |
| XFERMODE | 2:0 | 2 | Use Auto-request transfer mode |

9.3.2.3 Start the Transfer

Now the channel is configured and is ready to start.

- 1. Enable the channel by setting bit 30 of the **DMA Channel Enable Set (DMAENASET)** register.
- 2. Issue a transfer request by setting bit 30 of the **DMA Channel Software Request (DMASWREQ)** register.

The µDMA transfer begins. If the interrupt is enabled, then the processor is notified by interrupt when the transfer is complete. If needed, the status can be checked by reading bit 30 of the **DMAENASET** register. This bit is automatically cleared when the transfer is complete. The status can also be checked by reading the XFERMODE field of the channel control word at offset 0x1E8. This field is automatically cleared at the end of the transfer.

9.3.3 Configuring a Peripheral for Simple Transmit

This example configures the μ DMA controller to transmit a buffer of data to a peripheral. The peripheral has a transmit FIFO with a trigger level of 4. The example peripheral uses μ DMA channel 7.

9.3.3.1 Configure the Channel Attributes

First, configure the channel attributes:

- Configure bit 7 of the DMA Channel Priority Set (DMAPRIOSET) or DMA Channel Priority Clear (DMAPRIOCLR) registers to set the channel to High priority or Default priority.
- 2. Set bit 7 of the **DMA Channel Primary Alternate Clear (DMAALTCLR)** register to select the primary channel control structure for this transfer.
- 3. Set bit 7 of the **DMA Channel Useburst Clear (DMAUSEBURSTCLR)** register to allow the μDMA controller to respond to single and burst requests.
- **4.** Set bit 7 of the **DMA Channel Request Mask Clear (DMAREQMASKCLR)** register to allow the μDMA controller to recognize requests for this channel.

9.3.3.2 Configure the Channel Control Structure

This example transfers 64 bytes from a memory buffer to the peripheral's transmit FIFO register using µDMA channel 7. The control structure for channel 7 is at offset 0x070 of the channel control table. The channel control structure for channel 7 is located at the offsets shown in Table 9-9.

Table 9-9. Channel Control Structure Offsets for Channel 7

| Offset | Description | |
|----------------------------|-----------------------------------|--|
| Control Table Base + 0x070 | Channel 7 Source End Pointer | |
| Control Table Base + 0x074 | Channel 7 Destination End Pointer | |
| Control Table Base + 0x078 | Channel 7 Control Word | |

Configure the Source and Destination

The source and destination end pointers must be set to the last address for the transfer (inclusive). Because the peripheral pointer does not change, it simply points to the peripheral's data register.

- 1. Program the source end pointer at offset 0x070 to the address of the source buffer + 0x3F.
- **2.** Program the destination end pointer at offset 0x074 to the address of the peripheral's transmit FIFO register.

The control word at offset 0x078 must be programmed according to Table 9-10.

Table 9-10. Channel Control Word Configuration for Peripheral Transmit Example

| Field in DMACHCTL | Bits | Value | Description |
|-------------------|-------|-------|--|
| DSTINC | 31:30 | 3 | Destination address does not increment |
| DSTSIZE | 29:28 | 0 | 8-bit destination data size |
| SRCINC | 27:26 | 0 | 8-bit source address increment |
| SRCSIZE | 25:24 | 0 | 8-bit source data size |
| reserved | 23:18 | 0 | Reserved |
| ARBSIZE | 17:14 | 2 | Arbitrates after 4 transfers |
| XFERSIZE | 13:4 | 63 | Transfer 64 items |
| NXTUSEBURST | 3 | 0 | N/A for this transfer type |
| XFERMODE | 2:0 | 1 | Use Basic transfer mode |

Note: In this example, it is not important if the peripheral makes a single request or a burst request. Because the peripheral has a FIFO that triggers at a level of 4, the arbitration size is set to 4. If the peripheral does make a burst request, then 4 bytes are transferred, which is what the FIFO can accommodate. If the peripheral makes a single request (if there is any space in the FIFO), then one byte is transferred at a time. If it is important to the application that transfers only be made in bursts, then the Channel Useburst SET[7] bit should be set in the DMA Channel Useburst Set (DMAUSEBURSTSET) register.

9.3.3.3 Start the Transfer

Now the channel is configured and is ready to start.

1. Enable the channel by setting bit 7 of the DMA Channel Enable Set (DMAENASET) register.

The μ DMA controller is now configured for transfer on channel 7. The controller makes transfers to the peripheral whenever the peripheral asserts a μ DMA request. The transfers continue until the entire buffer of 64 bytes has been transferred. When that happens, the μ DMA controller disables the channel and sets the XFERMODE field of the channel control word to 0 (Stopped). The status of the transfer can be checked by reading bit 7 of the **DMA Channel Enable Set (DMAENASET)** register. This bit is automatically cleared when the transfer is complete. The status can also be checked by reading the XFERMODE field of the channel control word at offset 0x078. This field is automatically cleared at the end of the transfer.

If peripheral interrupts are enabled, then the peripheral interrupt handler receives an interrupt when the entire transfer is complete.

9.3.4 Configuring a Peripheral for Ping-Pong Receive

This example configures the μ DMA controller to continuously receive 8-bit data from a peripheral into a pair of 64-byte buffers. The peripheral has a receive FIFO with a trigger level of 8. The example peripheral uses μ DMA channel 8.

9.3.4.1 Configure the Channel Attributes

First, configure the channel attributes:

1. Configure bit 8 of the DMA Channel Priority Set (DMAPRIOSET) or DMA Channel Priority Clear (DMAPRIOCLR) registers to set the channel to High priority or Default priority.

- 2. Set bit 8 of the **DMA Channel Primary Alternate Clear (DMAALTCLR)** register to select the primary channel control structure for this transfer.
- 3. Set bit 8 of the **DMA Channel Useburst Clear (DMAUSEBURSTCLR)** register to allow the µDMA controller to respond to single and burst requests.
- **4.** Set bit 8 of the **DMA Channel Request Mask Clear (DMAREQMASKCLR)** register to allow the μDMA controller to recognize requests for this channel.

9.3.4.2 Configure the Channel Control Structure

This example transfers bytes from the peripheral's receive FIFO register into two memory buffers of 64 bytes each. As data is received, when one buffer is full, the μ DMA controller switches to use the other.

To use Ping-Pong buffering, both primary and alternate channel control structures must be used. The primary control structure for channel 8 is at offset 0x080 of the channel control table, and the alternate channel control structure is at offset 0x280. The channel control structures for channel 8 are located at the offsets shown in Table 9-11.

Table 9-11. Primary and Alternate Channel Control Structure Offsets for Channel 8

| Offset | Description | | |
|----------------------------|---|--|--|
| Control Table Base + 0x080 | Channel 8 Primary Source End Pointer | | |
| Control Table Base + 0x084 | Channel 8 Primary Destination End Pointer | | |
| Control Table Base + 0x088 | Channel 8 Primary Control Word | | |
| Control Table Base + 0x280 | Channel 8 Alternate Source End Pointer | | |
| Control Table Base + 0x284 | Channel 8 Alternate Destination End Pointer | | |
| Control Table Base + 0x288 | Channel 8 Alternate Control Word | | |

Configure the Source and Destination

The source and destination end pointers must be set to the last address for the transfer (inclusive). Because the peripheral pointer does not change, it simply points to the peripheral's data register. Both the primary and alternate sets of pointers must be configured.

- 1. Program the primary source end pointer at offset 0x080 to the address of the peripheral's receive buffer.
- 2. Program the primary destination end pointer at offset 0x084 to the address of ping-pong buffer A + 0x3F.
- **3.** Program the alternate source end pointer at offset 0x280 to the address of the peripheral's receive buffer.
- **4.** Program the alternate destination end pointer at offset 0x284 to the address of ping-pong buffer B + 0x3F.

The primary control word at offset 0x088 and the alternate control word at offset 0x288 are initially programmed the same way.

- 1. Program the primary channel control word at offset 0x088 according to Table 9-12.
- 2. Program the alternate channel control word at offset 0x288 according to Table 9-12.

Table 9-12. Channel Control Word Configuration for Peripheral Ping-Pong Receive Example

| Field in DMACHCTL | Bits | Value | Description |
|-------------------|-------|-------|-------------------------------------|
| DSTINC | 31:30 | 0 | 8-bit destination address increment |
| DSTSIZE | 29:28 | 0 | 8-bit destination data size |
| SRCINC | 27:26 | 3 | Source address does not increment |
| SRCSIZE | 25:24 | 0 | 8-bit source data size |
| reserved | 23:18 | 0 | Reserved |
| ARBSIZE | 17:14 | 3 | Arbitrates after 8 transfers |
| XFERSIZE | 13:4 | 63 | Transfer 64 items |
| NXTUSEBURST | 3 | 0 | N/A for this transfer type |
| XFERMODE | 2:0 | 3 | Use Ping-Pong transfer mode |

Note: In this example, it is not important if the peripheral makes a single request or a burst request. Because the peripheral has a FIFO that triggers at a level of 8, the arbitration size is set to 8. If the peripheral does make a burst request, then 8 bytes are transferred, which is what the FIFO can accommodate. If the peripheral makes a single request (if there is any data in the FIFO), then one byte is transferred at a time. If it is important to the application that transfers only be made in bursts, then the Channel Useburst SET[8] bit should be set in the DMA Channel Useburst Set (DMAUSEBURSTSET) register.

9.3.4.3 Configure the Peripheral Interrupt

An interrupt handler should be configured when using μ DMA Ping-Pong mode, it is best to use an interrupt handler. However, the Ping-Pong mode can be configured without interrupts by polling. The interrupt handler is triggered after each buffer is complete.

1. Configure and enable an interrupt handler for the peripheral.

9.3.4.4 Enable the µDMA Channel

Now the channel is configured and is ready to start.

Enable the channel by setting bit 8 of the DMA Channel Enable Set (DMAENASET) register.

9.3.4.5 Process Interrupts

The μ DMA controller is now configured and enabled for transfer on channel 8. When the peripheral asserts the μ DMA request signal, the μ DMA controller makes transfers into buffer A using the primary channel control structure. When the primary transfer to buffer A is complete, it switches to the alternate channel control structure and makes transfers into buffer B. At the same time, the primary channel control word mode field is configured to indicate Stopped, and an interrupt is

When an interrupt is triggered, the interrupt handler must determine which buffer is complete and process the data or set a flag that the data must be processed by non-interrupt buffer processing code. Then the next buffer transfer must be set up.

In the interrupt handler:

- 1. Read the primary channel control word at offset 0x088 and check the XFERMODE field. If the field is 0, this means buffer A is complete. If buffer A is complete, then:
 - **a.** Process the newly received data in buffer A or signal the buffer processing code that buffer A has data available.

- **b.** Reprogram the primary channel control word at offset 0x88 according to Table 9-12 on page 270.
- 2. Read the alternate channel control word at offset 0x288 and check the XFERMODE field. If the field is 0, this means buffer B is complete. If buffer B is complete, then:
 - **a.** Process the newly received data in buffer B or signal the buffer processing code that buffer B has data available.
 - **b.** Reprogram the alternate channel control word at offset 0x288 according to Table 9-12 on page 270.

9.3.5 Configuring Alternate Channels

Alternate peripherals can be assigned to each μ DMA channel using the **DMACHALT** register. Each bit represents a μ DMA channel. If the bit is set, then the alternate peripheral is used for the channel.

Refer to Table 9-1 on page 252 for alternate channel assignments.

For example, to use SSI1 Receive on channel 8 instead of UART0, set bit 8 of the **DMACHALT** register.

9.4 Register Map

Table 9-13 on page 271 lists the μ DMA channel control structures and registers. The channel control structure shows the layout of one entry in the channel control table. The channel control table is located in system memory, and the location is determined by the application, that is, the base address is n/a (not applicable). In the table below, the offset for the channel control structures is the offset from the entry in the channel control table. See "Channel Configuration" on page 254 and Table 9-3 on page 255 for a description of how the entries in the channel control table are located in memory. The μ DMA register addresses are given as a hexadecimal increment, relative to the μ DMA base address of 0x400F.F000. Note that the μ DMA module clock must be enabled before the registers can be programmed (see page 178).

Table 9-13. µDMA Register Map

| Offset | Name | Туре | Reset | Description | See page | | |
|---|--------------------------|-----------|-------------|---|-------------|--|--|
| μDMA Channel Control Structure (Offset from Channel Control Table Base) | | | | | | | |
| 0x000 | DMASRCENDP | R/W | - | DMA Channel Source Address End Pointer | 273 | | |
| 0x004 | DMADSTENDP | R/W | - | DMA Channel Destination Address End Pointer | 274 | | |
| 0x008 | DMACHCTL | R/W | - | DMA Channel Control Word | 275 | | |
| μDMA Re | gisters (Offset from μDM | IA Base A | ddress) | | | | |
| 0x000 | DMASTAT | RO | 0x001F.0000 | DMA Status | 280 | | |
| 0x004 | DMACFG | WO | - | DMA Configuration | 282 | | |
| 0x008 | DMACTLBASE | R/W | 0x0000.0000 | DMA Channel Control Base Pointer | 283 | | |
| 0x00C | DMAALTBASE | RO | 0x0000.0200 | DMA Alternate Channel Control Base Pointer | 284 | | |
| 0x010 | DMAWAITSTAT | RO | 0x0000.0000 | DMA Channel Wait-on-Request Status | 285 | | |
| 0x014 | DMASWREQ | WO | - | DMA Channel Software Request | 286 | | |

Table 9-13. µDMA Register Map (continued)

| Offset | Name | Туре | Reset | Description | See page |
|--------|----------------|------|-------------|-------------------------------------|-------------|
| 0x018 | DMAUSEBURSTSET | R/W | 0x0000.0000 | DMA Channel Useburst Set | 287 |
| 0x01C | DMAUSEBURSTCLR | WO | - | DMA Channel Useburst Clear | 288 |
| 0x020 | DMAREQMASKSET | R/W | 0x0000.0000 | DMA Channel Request Mask Set | 289 |
| 0x024 | DMAREQMASKCLR | WO | - | DMA Channel Request Mask Clear | 290 |
| 0x028 | DMAENASET | R/W | 0x0000.0000 | DMA Channel Enable Set | 291 |
| 0x02C | DMAENACLR | WO | - | DMA Channel Enable Clear | 292 |
| 0x030 | DMAALTSET | R/W | 0x0000.0000 | DMA Channel Primary Alternate Set | 293 |
| 0x034 | DMAALTCLR | WO | - | DMA Channel Primary Alternate Clear | 294 |
| 0x038 | DMAPRIOSET | R/W | 0x0000.0000 | DMA Channel Priority Set | 295 |
| 0x03C | DMAPRIOCLR | WO | - | DMA Channel Priority Clear | 296 |
| 0x04C | DMAERRCLR | R/W | 0x0000.0000 | DMA Bus Error Clear | 297 |
| 0x500 | DMACHALT | R/W | 0x0000.0000 | DMA Channel Alternate Select | 298 |
| 0xFD0 | DMAPeriphID4 | RO | 0x0000.0004 | DMA Peripheral Identification 4 | 303 |
| 0xFE0 | DMAPeriphID0 | RO | 0x0000.0030 | DMA Peripheral Identification 0 | 299 |
| 0xFE4 | DMAPeriphID1 | RO | 0x0000.00B2 | DMA Peripheral Identification 1 | 300 |
| 0xFE8 | DMAPeriphID2 | RO | 0x0000.000B | DMA Peripheral Identification 2 | 301 |
| 0xFEC | DMAPeriphID3 | RO | 0x0000.0000 | DMA Peripheral Identification 3 | 302 |
| 0xFF0 | DMAPCellID0 | RO | 0x0000.000D | DMA PrimeCell Identification 0 | 304 |
| 0xFF4 | DMAPCellID1 | RO | 0x0000.00F0 | DMA PrimeCell Identification 1 | 305 |
| 0xFF8 | DMAPCellID2 | RO | 0x0000.0005 | DMA PrimeCell Identification 2 | 306 |
| 0xFFC | DMAPCellID3 | RO | 0x0000.00B1 | DMA PrimeCell Identification 3 | 307 |

9.5 µDMA Channel Control Structure

The μ DMA Channel Control Structure holds the transfer settings for a μ DMA channel. Each channel has two control structures, which are located in a table in system memory. Refer to "Channel Configuration" on page 254 for an explanation of the Channel Control Table and the Channel Control Structure.

The channel control structure is one entry in the channel control table. Each channel has a primary and alternate structure. The primary control structures are located at offsets 0x0, 0x10, 0x20 and so on. The alternate control structures are located at offsets 0x200, 0x210, 0x220, and so on.

Register 1: DMA Channel Source Address End Pointer (DMASRCENDP), offset 0x000


DMA Channel Source Address End Pointer (DMASRCENDP) is part of the Channel Control Structure and is used to specify the source address for a µDMA transfer.

The μ DMA controller can transfer data to and from the on-chip SRAM. However, because the Flash memory and ROM are located on a separate internal bus, it is not possible to transfer data from the Flash memory or ROM with the μ DMA controller.

Note: The offset specified is from the base address of the control structure in system memory, not the µDMA module base address.

DMA Channel Source Address End Pointer (DMASRCENDP)

Base n/a Offset 0x000 Type R/W, reset -



This field points to the last address of the μDMA transfer source (inclusive). If the source address is not incrementing (the SRCINC field in the **DMACHCTL** register is 0x3), then this field points at the source location itself (such as a peripheral data register).


Register 2: DMA Channel Destination Address End Pointer (DMADSTENDP), offset 0x004

DMA Channel Destination Address End Pointer (DMADSTENDP) is part of the Channel Control Structure and is used to specify the destination address for a μ DMA transfer.

Note: The offset specified is from the base address of the control structure in system memory, not the µDMA module base address.

DMA Channel Destination Address End Pointer (DMADSTENDP)

Base n/a Offset 0x004 Type R/W, reset -



This field points to the last address of the μDMA transfer destination (inclusive). If the destination address is not incrementing (the DSTINC field in the **DMACHCTL** register is 0x3), then this field points at the destination location itself (such as a peripheral data register).


Register 3: DMA Channel Control Word (DMACHCTL), offset 0x008

DMA Channel Control Word (DMACHCTL) is part of the Channel Control Structure and is used to specify parameters of a μ DMA transfer.

Note: The offset specified is from the base address of the control structure in system memory, not the μ DMA module base address.

DMA Channel Control Word (DMACHCTL)

Base n/a Offset 0x008 Type R/W, reset -



Bit/Field Name Type Reset Description

31:30 DSTINC R/W - Destination Address Increment

This field configures the destination address increment.

The address increment value must be equal or greater than the value of the destination size (DSTSIZE).

Value Description

0x0 Byte

Increment by 8-bit locations

0x1 Half-word

Increment by 16-bit locations

0x2 Word

Increment by 32-bit locations

0x3 No increment

Address remains set to the value of the Destination Address End Pointer (DMADSTENDP) for the channel

| Bit/Field | Name | Туре | Reset | Description |
|-----------|---------|------|-------|--|
| 29:28 | DSTSIZE | R/W | - | Destination Data Size |
| | | | | This field configures the destination item data size. |
| | | | | Note: DSTSIZE must be the same as SRCSIZE. |
| | | | | Value Description |
| | | | | 0x0 Byte |
| | | | | 8-bit data size |
| | | | | 0x1 Half-word |
| | | | | 16-bit data size |
| | | | | 0x2 Word |
| | | | | 32-bit data size |
| | | | | 0x3 Reserved |
| 27:26 | SRCINC | R/W | - | Source Address Increment |
| | | | | This field configures the source address increment. |
| | | | | The address increment value must be equal or greater than the value of the source size ($\texttt{SRCSIZE}$). |
| | | | | Value Description |
| | | | | 0x0 Byte |
| | | | | Increment by 8-bit locations |
| | | | | 0x1 Half-word |
| | | | | Increment by 16-bit locations |
| | | | | 0x2 Word |
| | | | | Increment by 32-bit locations |
| | | | | 0x3 No increment |
| | | | | Address remains set to the value of the Source Address End Pointer (DMASRCENDP) for the channel |
| 25:24 | SRCSIZE | R/W | - | Source Data Size |
| | | | | This field configures the source item data size. |
| | | | | Note: DSTSIZE must be the same as SRCSIZE. |
| | | | | Value Description |
| | | | | 0x0 Byte |
| | | | | 8-bit data size. |
| | | | | 0x1 Half-word |
| | | | | 16-bit data size. |
| | | | | 0x2 Word |
| | | | | 32-bit data size. |
| | | | | 0x3 Reserved |

| Bit/Field | Name | Туре | Reset | Description | |
|-----------|-------------|------|-------|---|--|
| 23:18 | reserved | R/W | - | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should b preserved across a read-modify-write operation. | |
| 17:14 | ARBSIZE | R/W | - | Arbitration Size | |
| | | | | This field configures the number of transfers that can occur before the μ DMA controller re-arbitrates. The possible arbitration rate configurations represent powers of 2 and are shown below. | |
| | | | | Value Description | |
| | | | | 0x0 1 Transfer | |
| | | | | Arbitrates after each µDMA transfer | |
| | | | | 0x1 2 Transfers | |
| | | | | 0x2 4 Transfers | |
| | | | | 0x3 8 Transfers | |
| | | | | 0x4 16 Transfers | |
| | | | | 0x5 32 Transfers | |
| | | | | 0x6 64 Transfers | |
| | | | | 0x7 128 Transfers | |
| | | | | 0x8 256 Transfers | |
| | | | | 0x9 512 Transfers | |
| | | | | 0xA-0xF 1024 Transfers | |
| | | | | In this configuration, no arbitration occurs during the μDMA transfer because the maximum transfer size is 1024. | |
| 13:4 | XFERSIZE | R/W | - | Transfer Size (minus 1) | |
| | | | | This field configures the total number of items to transfer. The value of this field is 1 less than the number to transfer (value 0 means transfer 1 item). The maximum value for this 10-bit field is 1023 which represents a transfer size of 1024 items. | |
| | | | | The transfer size is the number of items, not the number of bytes. If the data size is 32 bits, then this value is the number of 32-bit words to transfer. | |
| | | | | The μ DMA controller updates this field immediately prior to entering the arbitration process, so it contains the number of outstanding items that is necessary to complete the μ DMA cycle. | |
| 3 | NXTUSEBURST | R/W | - | Next Useburst | |
| | | | | This field controls whether the Useburst SET[n] bit is automatically set for the last transfer of a peripheral scatter-gather operation. Normally, for the last transfer, if the number of remaining items to transfer is less than the arbitration size, the µDMA controller uses single transfers to complete the transaction. If this bit is set, then the controller uses a burst transfer to complete the last transfer. | |

transfer to complete the last transfer.

| Bit/Field | Name | Туре | Reset | Description | |
|-----------|----------|------|-------|---|--|
| 2:0 | XFERMODE | R/W | - | μDMA Transfer Mode | |
| | | | | This field configures the operating mode of the µDMA cycle. Refer to "Transfer Modes" on page 256 for a detailed explanation of transfer modes. | |
| | | | | Because this register is in system RAM, it has no reset value. Therefore, this field should be initialized to 0 before the channel is enabled. | |
| | | | | Value Description | |
| | | | | 0x0 Stop | |
| | | | | 0x1 Basic | |
| | | | | 0x2 Auto-Request | |
| | | | | 0x3 Ping-Pong | |
| | | | | 0x4 Memory Scatter-Gather | |
| | | | | 0x5 Alternate Memory Scatter-Gather | |
| | | | | 0x6 Peripheral Scatter-Gather | |
| | | | | 0x7 Alternate Peripheral Scatter-Gather | |

XFERMODE Bit Field Values.

Stop

Channel is stopped or configuration data is invalid. No more transfers can occur.

Basic

For each trigger (whether from a peripheral or a software request), the µDMA controller performs the number of transfers specified by the ARBSIZE field.

Auto-Request

The initial request (software- or peripheral-initiated) is sufficient to complete the entire transfer of XFERSIZE items without any further requests.

Ping-Pong

This mode uses both the primary and alternate control structures for this channel. When the number of transfers specified by the XFERSIZE field have completed for the current control structure (primary or alternate), the μDMA controller switches to the other one. These switches continue until one of the control structures is not set to ping-pong mode. At that point, the μDMA controller stops. An interrupt is generated on completion of the transfers configured by each control structure. See "Ping-Pong" on page 256.

Memory Scatter-Gather

When using this mode, the primary control structure for the channel is configured to allow a list of operations (tasks) to be performed. The source address pointer specifies the start of a table of tasks to be copied to the alternate control structure for this channel. The XFERMODE field for the alternate control structure should be configured to 0x5 (Alternate memory scatter-gather) to perform the task. When the task completes, the µDMA switches back to the primary channel control structure, which then copies the next task to the alternate control structure. This process continues until the table of tasks is empty. The last task must have an XFERMODE value other than 0x5. Note that for continuous operation, the last task can update the primary channel control structure back to the start of the list or to another list. See "Memory Scatter-Gather" on page 257.

Alternate Memory Scatter-Gather

This value must be used in the alternate channel control data structure when the µDMA controller operates in Memory Scatter-Gather mode.

Peripheral Scatter-Gather

This value must be used in the primary channel control data structure when the μ DMA controller operates in Peripheral Scatter-Gather mode. In this mode, the μ DMA controller operates exactly the same as in Memory Scatter-Gather mode, except that instead of performing the number of transfers specified by the XFERSIZE field in the alternate control structure at one time, the μ DMA controller only performs the number of transfers specified by the ARBSIZE field per trigger; see Basic mode for details. See "Peripheral Scatter-Gather" on page 261.

Alternate Peripheral Scatter-Gather

This value must be used in the alternate channel control data structure when the µDMA controller operates in Peripheral Scatter-Gather mode.

9.6 µDMA Register Descriptions


The register addresses given are relative to the µDMA base address of 0x400F.F000.

Register 4: DMA Status (DMASTAT), offset 0x000

The DMA Status (DMASTAT) register returns the status of the µDMA controller. You cannot read this register when the µDMA controller is in the reset state.

DMA Status (DMASTAT)

Base 0x400F.F000 Offset 0x000 Type RO, reset 0x001F.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:21 | reserved | RO | 0x000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 20:16 | DMACHANS | RO | 0x1F | Available µDMA Channels Minus 1 |
| | | | | This field contains a value equal to the number of μDMA channels the μDMA controller is configured to use, minus one. The value of 0x1F corresponds to 32 μDMA channels. |
| 15:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:4 | STATE | RO | 0x0 | Control State Machine Status |
| | | | | This field shows the current status of the control state machine. Status can be one of the following. |
| | | | | Value Description |
| | | | | 0x0 Idle |
| | | | | 0x1 Reading channel controller data. |
| | | | | 0x2 Reading source end pointer. |
| | | | | 0x3 Reading destination end pointer. |
| | | | | 0x4 Reading source data. |
| | | | | 0x5 Writing destination data. |
| | | | | 0x6 Waiting for μDMA request to clear. |
| | | | | 0x7 Writing channel controller data. |
| | | | | 0x8 Stalled |
| | | | | 0x9 Done |
| | | | | 0xA-0xF Undefined |
| 3:1 | reserved | RO | 0x0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |


| Bit/Field | Name | Туре | Reset | Description |
|-----------|--------|------|-------|------------------------------------|
| 0 | MASTEN | RO | 0 | Master Enable Status |
| | | | | Value Description |
| | | | | 0 The μDMA controller is disabled. |
| | | | | 1 The μDMA controller is enabled. |

Register 5: DMA Configuration (DMACFG), offset 0x004

The **DMACFG** register controls the configuration of the µDMA controller.

DMA Configuration (DMACFG)

Base 0x400F.F000 Offset 0x004 Type WO, reset -



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:1 | reserved | WO | - | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 0 | MASTEN | WO | _ | Controller Master Enable |

Value Description

0 Disables the μ DMA controller.

Enables μDMA controller.

Register 6: DMA Channel Control Base Pointer (DMACTLBASE), offset 0x008


The **DMACTLBASE** register must be configured so that the base pointer points to a location in system memory.

The amount of system memory that must be assigned to the µDMA controller depends on the number of µDMA channels used and whether the alternate channel control data structure is used. See "Channel Configuration" on page 254 for details about the Channel Control Table. The base address must be aligned on a 1024-byte boundary. This register cannot be read when the µDMA controller is in the reset state.

DMA Channel Control Base Pointer (DMACTLBASE)

Base 0x400F.F000

Offset 0x008 Type R/W, reset 0x0000.0000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-----------|---|
| 31:10 | ADDR | R/W | 0x0000.00 | Channel Control Base Address |
| | | | | This field contains the pointer to the base address of the channel control table. The base address must be 1024-byte aligned. |
| 9:0 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be |

preserved across a read-modify-write operation.


Register 7: DMA Alternate Channel Control Base Pointer (DMAALTBASE), offset 0x00C

The **DMAALTBASE** register returns the base address of the alternate channel control data. This register removes the necessity for application software to calculate the base address of the alternate channel control structures. This register cannot be read when the μDMA controller is in the reset state.

DMA Alternate Channel Control Base Pointer (DMAALTBASE)

Offset 0x00C

Type RO, reset 0x0000.0200




This field provides the base address of the alternate channel control structures.

Register 8: DMA Channel Wait-on-Request Status (DMAWAITSTAT), offset 0x010

This read-only register indicates that the μDMA channel is waiting on a request. A peripheral can hold off the μDMA from performing a single request until the peripheral is ready for a burst request to enhance the μDMA performance. The use of this feature is dependent on the design of the peripheral and is not controllable by software in any way. This register cannot be read when the μDMA controller is in the reset state.

DMA Channel Wait-on-Request Status (DMAWAITSTAT)

Base 0x400F.F000 Offset 0x010 Type RO, reset 0x0000.0000



31:0 WAITREQ[n] RO 0x0000.0000 Channel [n] Wait Status

These bits provide the channel wait-on-request status. Bit 0 corresponds to channel 0.

Value Description


- 1 The corresponding channel is waiting on a request.
- 0 The corresponding channel is not waiting on a request.

Register 9: DMA Channel Software Request (DMASWREQ), offset 0x014

Each bit of the **DMASWREQ** register represents the corresponding μ DMA channel. Setting a bit generates a request for the specified μ DMA channel.

DMA Channel Software Request (DMASWREQ)

Base 0x400F.F000 Offset 0x014 Type WO, reset -



31:0 SWREQ[n] WO - Channel [n] Software Request

These bits generate software requests. Bit 0 corresponds to channel 0.

Value Description

- 1 Generate a software request for the corresponding channel.
- 0 No request generated.

These bits are automatically cleared when the software request has been completed.

Register 10: DMA Channel Useburst Set (DMAUSEBURSTSET), offset 0x018

Each bit of the **DMAUSEBURSTSET** register represents the corresponding µDMA channel. Setting a bit disables the channel's single request input from generating requests, configuring the channel to only accept burst requests. Reading the register returns the status of USEBURST.


If the amount of data to transfer is a multiple of the arbitration (burst) size, the corresponding SET[n] bit is cleared after completing the final transfer. If there are fewer items remaining to transfer than the arbitration (burst) size, the μDMA controller automatically clears the corresponding SET[n] bit, allowing the remaining items to transfer using single requests. In order to resume transfers using burst requests, the corresponding bit must be set again. A bit should not be set if the corresponding peripheral does not support the burst request model.

Refer to "Request Types" on page 253 for more details about request types.

DMA Channel Useburst Set (DMAUSEBURSTSET)

Base 0x400F.F000

Offset 0x018 Type R/W, reset 0x0000.0000



Value Description

- 0 μDMA channel [n] responds to single or burst requests.
- 1 µDMA channel [n] responds only to burst requests.


Bit 0 corresponds to channel 0. This bit is automatically cleared as described above. A bit can also be manually cleared by setting the corresponding CLR[n] bit in the **DMAUSEBURSTCLR** register.

Register 11: DMA Channel Useburst Clear (DMAUSEBURSTCLR), offset 0x01C

Each bit of the **DMAUSEBURSTCLR** register represents the corresponding μ DMA channel. Setting a bit clears the corresponding SET[n] bit in the **DMAUSEBURSTSET** register.

DMA Channel Useburst Clear (DMAUSEBURSTCLR)

Base 0x400F.F000 Offset 0x01C Type WO, reset -



31:0 CLR[n] WO - Channel [n] Useburst Clear

Value Description

- 0 No effect.
- 1 Setting a bit clears the corresponding SET[n] bit in the **DMAUSEBURSTSET** register meaning that μDMA channel [n] responds to single and burst requests.


Register 12: DMA Channel Request Mask Set (DMAREQMASKSET), offset 0x020

Each bit of the **DMAREQMASKSET** register represents the corresponding μ DMA channel. Setting a bit disables μ DMA requests for the channel. Reading the register returns the request mask status. When a μ DMA channel's request is masked, that means the peripheral can no longer request μ DMA transfers. The channel can then be used for software-initiated transfers.

DMA Channel Request Mask Set (DMAREQMASKSET)

Base 0x400F.F000 Offset 0x020

Type R/W, reset 0x0000.0000



Value Description

- The peripheral associated with channel [n] is enabled to request μDMA transfers.
- The peripheral associated with channel [n] is not able to request μ DMA transfers. Channel [n] may be used for software-initiated transfers.


Bit 0 corresponds to channel 0. A bit can only be cleared by setting the corresponding $\mathtt{CLR}[n]$ bit in the **DMAREQMASKCLR** register.

Register 13: DMA Channel Request Mask Clear (DMAREQMASKCLR), offset 0x024

Each bit of the **DMAREQMASKCLR** register represents the corresponding μ DMA channel. Setting a bit clears the corresponding SET[n] bit in the **DMAREQMASKSET** register.

DMA Channel Request Mask Clear (DMAREQMASKCLR)

Base 0x400F.F000 Offset 0x024 Type WO, reset -



- 0 No effect.
- Setting a bit clears the corresponding SET[n] bit in the DMAREQMASKSET register meaning that the peripheral associated with channel [n] is enabled to request μDMA transfers.


Register 14: DMA Channel Enable Set (DMAENASET), offset 0x028

Each bit of the **DMAENASET** register represents the corresponding μ DMA channel. Setting a bit enables the corresponding μ DMA channel. Reading the register returns the enable status of the channels. If a channel is enabled but the request mask is set (**DMAREQMASKSET**), then the channel can be used for software-initiated transfers.

DMA Channel Enable Set (DMAENASET)

Base 0x400F.F000

Offset 0x028 Type R/W, reset 0x0000.0000



Value Description

0 μDMA Channel [n] is disabled.

1 μDMA Channel [n] is enabled.

Bit 0 corresponds to channel 0. A bit can only be cleared by setting the corresponding CLR[n] bit in the **DMAENACLR** register.

Register 15: DMA Channel Enable Clear (DMAENACLR), offset 0x02C

Each bit of the **DMAENACLR** register represents the corresponding μ DMA channel. Setting a bit clears the corresponding SET[n] bit in the **DMAENASET** register.


DMA Channel Enable Clear (DMAENACLR)

CLR[n]

WO

Base 0x400F.F000 Offset 0x02C Type WO, reset -

31:0



Value Description

Clear Channel [n] Enable Clear

0 No effect.

Setting a bit clears the corresponding SET[n] bit in the DMAENASET register meaning that channel [n] is disabled for μDMA transfers.

 $\begin{tabular}{ll} \textbf{Note:} & The controller disables a channel when it completes the μDMA cycle. \end{tabular}$


Register 16: DMA Channel Primary Alternate Set (DMAALTSET), offset 0x030

Each bit of the **DMAALTSET** register represents the corresponding μ DMA channel. Setting a bit configures the μ DMA channel to use the alternate control data structure. Reading the register returns the status of which control data structure is in use for the corresponding μ DMA channel.

DMA Channel Primary Alternate Set (DMAALTSET)

Base 0x400F.F000 Offset 0x030

Type R/W, reset 0x0000.0000



Value Description

- 0 μDMA channel [n] is using the primary control structure.
- 1 μDMA channel [n] is using the alternate control structure.

Bit 0 corresponds to channel 0. A bit can only be cleared by setting the corresponding CLR[n] bit in the **DMAALTCLR** register.

lote: For Ping-Pong and Scatter-Gather cycle types, the μDMA


controller automatically sets these bits to select the alternate channel control data structure.

Register 17: DMA Channel Primary Alternate Clear (DMAALTCLR), offset 0x034

Each bit of the DMAALTCLR register represents the corresponding µDMA channel. Setting a bit clears the corresponding SET[n] bit in the **DMAALTSET** register.

DMA Channel Primary Alternate Clear (DMAALTCLR)

Base 0x400F.F000 Offset 0x034 Type WO, reset -



Value Description

- 0 No effect.
- 1 Setting a bit clears the corresponding SET[n] bit in the DMAALTSET register meaning that channel [n] is using the primary control structure.

Note: For Ping-Pong and Scatter-Gather cycle types, the μDMA controller automatically sets these bits to select the alternate


Register 18: DMA Channel Priority Set (DMAPRIOSET), offset 0x038

Each bit of the **DMAPRIOSET** register represents the corresponding μ DMA channel. Setting a bit configures the μ DMA channel to have a high priority level. Reading the register returns the status of the channel priority mask.

DMA Channel Priority Set (DMAPRIOSET)

Base 0x400F.F000

Offset 0x038
Type R/W, reset 0x0000.0000



Value Description

- 0 μDMA channel [n] is using the default priority level.
- 1 μDMA channel [n] is using a high priority level.

Bit 0 corresponds to channel 0. A bit can only be cleared by setting the corresponding $\mathtt{CLR[n]}$ bit in the **DMAPRIOCLR** register.

Register 19: DMA Channel Priority Clear (DMAPRIOCLR), offset 0x03C

Each bit of the **DMAPRIOCLR** register represents the corresponding μ DMA channel. Setting a bit clears the corresponding SET[n] bit in the **DMAPRIOSET** register.


DMA Channel Priority Clear (DMAPRIOCLR)

CLR[n]

WO

Base 0x400F.F000 Offset 0x03C Type WO, reset -

31:0



Value Description

Channel [n] Priority Clear

0 No effect.

Setting a bit clears the corresponding SET[n] bit in the DMAPRIOSET register meaning that channel [n] is using the default priority level.


Register 20: DMA Bus Error Clear (DMAERRCLR), offset 0x04C

The **DMAERRCLR** register is used to read and clear the µDMA bus error status. The error status is set if the µDMA controller encountered a bus error while performing a transfer. If a bus error occurs on a channel, that channel is automatically disabled by the µDMA controller. The other channels are unaffected.

DMA Bus Error Clear (DMAERRCLR)

Base 0x400F.F000

Offset 0x04C Type R/W, reset 0x0000.0000



| Bit/Field 31:1 | eld Name | | Reset | Description | | | | |
|-------------------|----------|-------|------------|---|--|--|--|--|
| 31:1 | reserved | RO | 0x0000.000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. | | | | |
| 0 | ERRCLR | R/W1C | 0 | μDMA Bus Error Status | | | | |

Value Description

No bus error is pending.

A bus error is pending.


This bit is cleared by writing a 1 to it.

Register 21: DMA Channel Alternate Select (DMACHALT), offset 0x500

Each bit of the DMACHALT register represents the corresponding µDMA channel. Setting a bit selects the alternate channel assignment as specified in Table 9-1 on page 252.

DMA Channel Alternate Select (DMACHALT)

Base 0x400F.F000 Offset 0x500 Type R/W, reset 0x0000.0000



31:0 CHALT[n] R/W Channel [n] Alternate Assignment Select


- 0 Use the primary channel assignment.
- Use the alternate channel assignment.

Register 22: DMA Peripheral Identification 0 (DMAPeriphID0), offset 0xFE0

The **DMAPeriphIDn** registers are hard-coded, and the fields within the registers determine the reset values.

DMA Peripheral Identification 0 (DMAPeriphID0)

Base 0x400F.F000 Offset 0xFE0 Type RO, reset 0x0000.0030




| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-----------|---|
| 31:8 | reserved | RO | 0x0000.00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | PID0 | RO | 0x30 | μDMA Peripheral ID Register [7:0] |

Register 23: DMA Peripheral Identification 1 (DMAPeriphID1), offset 0xFE4

The **DMAPeriphIDn** registers are hard-coded, and the fields within the registers determine the reset values.

DMA Peripheral Identification 1 (DMAPeriphID1)

Base 0x400F.F000 Offset 0xFE4 Type RO, reset 0x0000.00B2




| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-----------|---|
| 31:8 | reserved | RO | 0x0000.00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | PID1 | RO | 0xB2 | μDMA Peripheral ID Register [15:8] |

Register 24: DMA Peripheral Identification 2 (DMAPeriphID2), offset 0xFE8

The **DMAPeriphIDn** registers are hard-coded, and the fields within the registers determine the reset values.

DMA Peripheral Identification 2 (DMAPeriphID2)

Base 0x400F.F000 Offset 0xFE8 Type RO, reset 0x0000.000B




| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-----------|---|
| 31:8 | reserved | RO | 0x0000.00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | PID2 | RO | 0x0B | μDMA Peripheral ID Register [23:16] |

Register 25: DMA Peripheral Identification 3 (DMAPeriphID3), offset 0xFEC

The **DMAPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

DMA Peripheral Identification 3 (DMAPeriphID3)

Base 0x400F.F000 Offset 0xFEC Type RO, reset 0x0000.0000




| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-----------|---|
| 31:8 | reserved | RO | 0x0000.00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | PID3 | RO | 0x00 | μDMA Peripheral ID Register [31:24] |

Register 26: DMA Peripheral Identification 4 (DMAPeriphID4), offset 0xFD0

The **DMAPeriphIDn** registers are hard-coded, and the fields within the registers determine the reset values.

DMA Peripheral Identification 4 (DMAPeriphID4)

Base 0x400F.F000 Offset 0xFD0 Type RO, reset 0x0000.0004




| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-----------|---|
| 31:8 | reserved | RO | 0x0000.00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | PID4 | RO | 0x04 | μDMA Peripheral ID Register |

Register 27: DMA PrimeCell Identification 0 (DMAPCellID0), offset 0xFF0

The **DMAPCellIDn** registers are hard-coded, and the fields within the registers determine the reset values.

DMA PrimeCell Identification 0 (DMAPCellID0)

Base 0x400F.F000 Offset 0xFF0 Type RO, reset 0x0000.000D




| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-----------|---|
| 31:8 | reserved | RO | 0x0000.00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | CID0 | RO | 0x0D | μDMA PrimeCell ID Register [7:0] |

Register 28: DMA PrimeCell Identification 1 (DMAPCellID1), offset 0xFF4

The **DMAPCellIDn** registers are hard-coded, and the fields within the registers determine the reset values.

DMA PrimeCell Identification 1 (DMAPCellID1)

Base 0x400F.F000 Offset 0xFF4 Type RO, reset 0x0000.00F0




| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-----------|---|
| 31:8 | reserved | RO | 0x0000.00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | CID1 | RO | 0xF0 | μDMA PrimeCell ID Register [15:8] |

Register 29: DMA PrimeCell Identification 2 (DMAPCellID2), offset 0xFF8

The **DMAPCellIDn** registers are hard-coded, and the fields within the registers determine the reset values.

DMA PrimeCell Identification 2 (DMAPCellID2)

Base 0x400F.F000 Offset 0xFF8 Type RO, reset 0x0000.0005




| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | CID2 | RO | 0x05 | μDMA PrimeCell ID Register [23:16] |

Register 30: DMA PrimeCell Identification 3 (DMAPCellID3), offset 0xFFC

The **DMAPCellIDn** registers are hard-coded, and the fields within the registers determine the reset values.

DMA PrimeCell Identification 3 (DMAPCellID3)

Base 0x400F.F000 Offset 0xFFC Type RO, reset 0x0000.00B1



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | CID3 | RO | 0xB1 | μDMA PrimeCell ID Register [31:24] |

10 General-Purpose Input/Outputs (GPIOs)

The GPIO module is composed of five physical GPIO blocks, each corresponding to an individual GPIO port (Port A, Port B, Port C, Port D, Port E). The GPIO module supports up to 33 programmable input/output pins, depending on the peripherals being used.

The GPIO module has the following features:

- Up to 33 GPIOs, depending on configuration
- Highly flexible pin muxing allows use as GPIO or one of several peripheral functions
- 5-V-tolerant input/outputs
- Fast toggle capable of a change every two clock cycles
- Two means of port access: either Advanced High-Performance Bus (AHB) with better back-to-back access performance, or the legacy Advanced Peripheral Bus (APB) for backwards-compatibility with existing code
- Programmable control for GPIO interrupts
 - Interrupt generation masking
 - Edge-triggered on rising, falling, or both
 - Level-sensitive on High or Low values
- Bit masking in both read and write operations through address lines
- Can be used to initiate an ADC sample sequence
- Pins configured as digital inputs are Schmitt-triggered
- Programmable control for GPIO pad configuration
 - Weak pull-up or pull-down resistors
 - 2-mA, 4-mA, and 8-mA pad drive for digital communication; up to four pads can be configured with an 18-mA pad drive for high-current applications
 - Slew rate control for the 8-mA drive
 - Open drain enables
 - Digital input enables

10.1 Signal Description

GPIO signals have alternate hardware functions. Table 10-2 on page 309 lists the GPIO pins and their analog and digital alternate functions. The \mathtt{AINx} and \mathtt{VREFA} analog signals are not 5-V tolerant and go through an isolation circuit before reaching their circuitry. These signals are configured by clearing the corresponding \mathtt{DEN} bit in the **GPIO Digital Enable (GPIODEN)** register and setting the corresponding \mathtt{AMSEL} bit in the **GPIO Analog Mode Select (GPIOAMSEL)** register. Other analog signals are 5-V tolerant and are connected directly to their circuitry ($\mathtt{C0-, C0+, C1-, C1+, USB0VBUS}$,

USBOID). These signals are configured by clearing the DEN bit in the **GPIO Digital Enable** (**GPIODEN**) register. The digital alternate hardware functions are enabled by setting the appropriate bit in the **GPIO Alternate Function Select (GPIOAFSEL)** and **GPIODEN** registers and configuring the PMCx bit field in the **GPIO Port Control (GPIOPCTL)** register to the numeric enoding shown in the table below. Table entries that are shaded gray are the default values for the corresponding GPIO pin.

Important: All GPIO pins are configured as GPIOs and tri-stated by default (GPIOAFSEL=0, GPIODEN=0, GPIOPDR=0, GPIOPUR=0, and GPIOPCTL=0) with the exception of the pins shown in the table below. A Power-On-Reset (POR) or asserting RST puts the pins back to their default state.

Table 10-1. GPIO Pins With Non-Zero Reset Values

| GPIO Pins | Default State | GPIOAFSEL | GPIODEN | GPIOPDR | GPIOPUR | GPIOPCTL |
|-----------|-------------------|-----------|---------|---------|---------|----------|
| PA[1:0] | UART0 | 1 | 1 | 0 | 0 | 0x1 |
| PA[5:2] | SSI0 | 1 | 1 | 0 | 0 | 0x1 |
| PB[3:2] | I ² C0 | 1 | 1 | 0 | 0 | 0x1 |
| PC[3:0] | JTAG/SWD | 1 | 1 | 0 | 1 | 0x3 |

Table 10-2. GPIO Pins and Alternate Functions

| Ю | Pin | | | Digital Function (GPIOPCTL PMCx Bit Field Encoding) ^a | | | | | | | | | |
|-----|-----|--------------|---------|--|--------------|--------|--------|--------|------|----------|------|----|----|
| | | Function | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 |
| PA0 | 17 | - | U0Rx | - | - | - | - | - | - | I2C1SCL | U1Rx | - | - |
| PA1 | 18 | - | U0Tx | - | - | - | - | - | - | I2C1SDA | UlTx | - | - |
| PA2 | 19 | - | SSI0Clk | - | - | PWM4 | - | - | - | - | - | - | - |
| PA3 | 20 | - | SSI0Fss | - | - | PWM5 | - | - | - | - | - | - | - |
| PA4 | 21 | - | SSI0Rx | - | - | - | CAN0Rx | - | - | - | - | - | - |
| PA5 | 22 | - | SSIOTx | - | - | - | CAN0Tx | - | - | - | - | - | - |
| PA6 | 25 | - | I2C1SCL | CCP1 | - | PWM0 | PWM4 | CAN0Rx | - | USB0EPEN | - | - | - |
| PA7 | 26 | - | I2C1SDA | CCP4 | - | PWM1 | PWM5 | CAN0Tx | CCP3 | USB0PFLT | - | - | - |
| РВ0 | 41 | USB0ID | CCP0 | PWM2 | - | - | U1Rx | - | - | - | - | - | - |
| PB1 | 42 | USB0VBUS | CCP2 | РWМ3 | - | CCP1 | U1Tx | - | - | - | - | - | - |
| PB2 | 47 | - | I2C0SCL | IDX0 | - | CCP3 | CCP0 | - | - | USB0EPEN | - | - | - |
| PB3 | 27 | - | I2C0SDA | Fault0 | - | Fault3 | - | - | - | USB0PFLT | - | - | - |
| РВ4 | 58 | C0- | - | - | - | U2Rx | CAN0Rx | IDX0 | U1Rx | - | - | - | - |
| PB5 | 57 | C1- | C0o | CCP5 | CCP6 | CCP0 | CAN0Tx | CCP2 | U1Tx | - | - | - | - |
| PB6 | 56 | VREFA C0+ | CCP1 | CCP7 | C0o | Fault1 | IDX0 | CCP5 | - | - | - | - | - |
| PB7 | 55 | - | - | - | - | NMI | - | - | - | - | - | - | - |
| PC0 | 52 | - | - | - | TCK SWCLK | - | - | - | - | - | - | - | - |
| PC1 | 51 | - | - | - | TMS SWDIO | - | - | - | - | - | - | - | - |
| PC2 | 50 | - | - | - | TDI | - | - | - | - | - | - | - | - |
| PC3 | 49 | - | - | - | TDO SWO | - | - | - | - | - | - | - | - |

Table 10-2. GPIO Pins and Alternate Functions (continued)

| Ю | Pin | | | | Dig | gital Funct | ion (GPIC | PCTL PM | Cx Bit Field | d Encodin | ıg) ^a | | |
|-----|-----|----------|------|---------|--------|-------------|-----------|----------|--------------|-----------|------------------|------|----|
| | | Function | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 |
| PC4 | 11 | - | CCP5 | PhA0 | - | - | CCP2 | CCP4 | - | - | CCP1 | - | - |
| PC5 | 14 | C1+ | CCP1 | C1o | C00 | Fault2 | CCP3 | USB0EPEN | - | - | - | - | - |
| PC6 | 15 | - | CCP3 | PhB0 | - | - | U1Rx | CCP0 | USB0PFLT | - | - | - | - |
| PC7 | 16 | - | CCP4 | PhB0 | - | CCP0 | U1Tx | USB0PFLT | C1o | - | - | - | - |
| PD0 | 61 | AIN7 | PWM0 | CAN0Rx | IDX0 | U2Rx | U1Rx | CCP6 | - | - | - | - | - |
| PD1 | 62 | AIN6 | PWM1 | CAN0Tx | PhA0 | U2Tx | U1Tx | CCP7 | - | - | - | CCP2 | - |
| PD2 | 63 | AIN5 | U1Rx | CCP6 | PWM2 | CCP5 | - | - | - | - | - | - | - |
| PD3 | 64 | AIN4 | U1Tx | CCP7 | PWM3 | CCP0 | - | - | - | - | - | - | - |
| PE0 | 6 | AIN3 | PWM4 | SSI1Clk | CCP3 | - | - | - | - | - | USB0PFLT | - | - |
| PE1 | 5 | AIN2 | PWM5 | SSI1Fss | Fault0 | CCP2 | CCP6 | - | - | - | - | - | - |
| PE2 | 2 | AIN1 | CCP4 | SSI1Rx | - | PhA0 | CCP2 | - | - | - | - | - | - |
| PE3 | 1 | AIN0 | CCP1 | SSI1Tx | - | PhB0 | CCP7 | - | - | - | - | - | - |
| PE4 | 8 | - | CCP3 | - | - | Fault0 | U2Tx | CCP2 | - | - | - | - | - |

a. The digital signals that are shaded gray are the power-on default values for the corresponding GPIO pin.

10.2 Functional Description

Each GPIO port is a separate hardware instantiation of the same physical block (see Figure 10-1 on page 311 and Figure 10-2 on page 312). The LM3S5P56 microcontroller contains five ports and thus five of these physical GPIO blocks. Note that not all pins may be implemented on every block. Some GPIO pins can function as I/O signals for the on-chip peripheral modules. For information on which GPIO pins are used for alternate hardware functions, refer to Table 23-5 on page 952.

Commit Port Mode Control Control Control GPIOLOCK GPIOPCTL GPIOAFSEL GPIOCR Periph 0 Alternate Input DEMUX Alternate Output Pad Input Periph 1 Alternate Output Enable Periph n Digital Package I/O Pin Pad Output ĬΟ Pad **GPIO** Input Data Control GPIO Output Pad Output Enable GPIODATA GPIO Output Enable GPIODIR Interrupt Pad Control Control GPIODR2R **GPIOIS** Interrupt GPIOIBE GPIOIEV GPIODR4R GPIODR8R GPIOIM GPIORIS GPIOMIS GPIOSLR GPIOPUR GPIOPDR **GPIOICR GPIOODR** GPIODEN

GPIOPCellID0

GPIOPCellID1

GPIOPCellID2

GPIOPCellID3

Identification Registers

O GPIOPeriphID4 C

GPIOPeriphID5

GPIOPeriphID6

GPIOPeriphID7

GPIOPeriphID0

GPIOPeriphID1 GPIOPeriphID2

GPIOPeriphID3

Figure 10-1. Digital I/O Pads




Figure 10-2. Analog/Digital I/O Pads

10.2.1 Data Control

The data control registers allow software to configure the operational modes of the GPIOs. The data direction register configures the GPIO as an input or an output while the data register either captures incoming data or drives it out to the pads.

Caution – It is possible to create a software sequence that prevents the debugger from connecting to the Stellaris® microcontroller. If the program code loaded into flash immediately changes the JTAG pins to their GPIO functionality, the debugger may not have enough time to connect and halt the controller before the JTAG pin functionality switches. As a result, the debugger may be locked out of the part. This issue can be avoided with a software routine that restores JTAG functionality based on an external or software trigger.

10.2.1.1 Data Direction Operation

The **GPIO Direction (GPIODIR)** register (see page 321) is used to configure each individual pin as an input or output. When the data direction bit is cleared, the GPIO is configured as an input, and the corresponding data register bit captures and stores the value on the GPIO port. When the data direction bit is set, the GPIO is configured as an output, and the corresponding data register bit is driven out on the GPIO port.


10.2.1.2 Data Register Operation

To aid in the efficiency of software, the GPIO ports allow for the modification of individual bits in the **GPIO Data (GPIODATA)** register (see page 320) by using bits [9:2] of the address bus as a mask. In this manner, software drivers can modify individual GPIO pins in a single instruction without affecting the state of the other pins. This method is more efficient than the conventional method of performing a read-modify-write operation to set or clear an individual GPIO pin. To implement this feature, the **GPIODATA** register covers 256 locations in the memory map.

During a write, if the address bit associated with that data bit is set, the value of the **GPIODATA** register is altered. If the address bit is cleared, the data bit is left unchanged.


For example, writing a value of 0xEB to the address GPIODATA + 0x098 has the results shown in Figure 10-3, where u indicates that data is unchanged by the write.

Figure 10-3. GPIODATA Write Example



During a read, if the address bit associated with the data bit is set, the value is read. If the address bit associated with the data bit is cleared, the data bit is read as a zero, regardless of its actual value. For example, reading address GPIODATA + 0x0C4 yields as shown in Figure 10-4.

Figure 10-4. GPIODATA Read Example



10.2.2 Interrupt Control

The interrupt capabilities of each GPIO port are controlled by a set of seven registers. These registers are used to select the source of the interrupt, its polarity, and the edge properties. When one or more GPIO inputs cause an interrupt, a single interrupt output is sent to the interrupt controller for the entire GPIO port. For edge-triggered interrupts, software must clear the interrupt to enable any further interrupts. For a level-sensitive interrupt, the external source must hold the level constant for the interrupt to be recognized by the controller.

Three registers define the edge or sense that causes interrupts:

■ GPIO Interrupt Sense (GPIOIS) register (see page 322)

- GPIO Interrupt Both Edges (GPIOIBE) register (see page 323)
- GPIO Interrupt Event (GPIOIEV) register (see page 324)

Interrupts are enabled/disabled via the GPIO Interrupt Mask (GPIOIM) register (see page 325).

When an interrupt condition occurs, the state of the interrupt signal can be viewed in two locations: the **GPIO Raw Interrupt Status (GPIORIS)** and **GPIO Masked Interrupt Status (GPIOMIS)** registers (see page 326 and page 327). As the name implies, the **GPIOMIS** register only shows interrupt conditions that are allowed to be passed to the interrupt controller. The **GPIORIS** register indicates that a GPIO pin meets the conditions for an interrupt, but has not necessarily been sent to the interrupt controller.

In addition to providing GPIO functionality, PB4 can also be used as an external trigger for the ADC. If PB4 is configured as a non-masked interrupt pin (the appropriate bit of GPIOIM is set), an interrupt for Port B is generated, and an external trigger signal is sent to the ADC. If the **ADC Event Multiplexer Select (ADCEMUX)** register is configured to use the external trigger, an ADC conversion is initiated. See page 457.

If no other Port B pins are being used to generate interrupts, the ARM Integrated Nested Vectored Interrupt Controller (NVIC) Interrupt Set Enable (SETNA) register can disable the Port B interrupts, and the ADC interrupt can be used to read back the converted data. Otherwise, the Port B interrupt handler must ignore and clear interrupts on PB4 and wait for the ADC interrupt, or the ADC interrupt must be disabled in the SETNA register and the Port B interrupt handler must poll the ADC registers until the conversion is completed. See the *ARM® Cortex™-M3 Technical Reference Manual* for more information.

Interrupts are cleared by writing a 1 to the appropriate bit of the **GPIO Interrupt Clear (GPIOICR)** register (see page 329).

When programming the interrupt control registers (**GPIOIS**, **GPIOIBE**, or **GPIOIEV**), the interrupts should be masked (**GPIOIM** cleared). Writing any value to an interrupt control register can generate a spurious interrupt if the corresponding bits are enabled.

10.2.3 Mode Control

The GPIO pins can be controlled by either software or hardware. Software control is the default for most signals and corresponds to the GPIO mode, where the **GPIODATA** register is used to read or write the corresponding pins. When hardware control is enabled via the **GPIO Alternate Function Select (GPIOAFSEL)** register (see page 330), the pin state is controlled by its alternate function (that is, the peripheral).

Further pin muxing options are provided through the **GPIO Port Control (GPIOPCTL)** register which selects one of several peripheral functions for each GPIO. For information on the configuration options, refer to Table 23-5 on page 952.

Note: If any pin is to be used as an ADC input, the appropriate bit in the **GPIOAMSEL** register must be set to disable the analog isolation circuit.

10.2.4 Commit Control

The GPIO commit control registers provide a layer of protection against accidental programming of critical hardware peripherals. Protection is currently provided for the NMI pin (PB7) and the four JTAG/SWD pins (PC[3:0]). Writes to protected bits of the GPIO Alternate Function Select (GPIOAFSEL) register (see page 330), GPIO Pull Up Select (GPIOPUR) register (see page 336), and GPIO Digital Enable (GPIODEN) register (see page 341) are not committed to storage unless the GPIO Lock (GPIOLOCK) register

(see page 343) has been unlocked and the appropriate bits of the **GPIO Commit (GPIOCR)** register (see page 344) have been set.

10.2.5 Pad Control

The pad control registers allow software to configure the GPIO pads based on the application requirements. The pad control registers include the **GPIODR2R**, **GPIODR4R**, **GPIODR8R**, **GPIODDR**, **GPIOPUR**, **GPIOPDR**, **GPIOPDR**, and **GPIODEN** registers. These registers control drive strength, open-drain configuration, pull-up and pull-down resistors, slew-rate control and digital input enable for each GPIO.

For special high-current applications, the GPIO output buffers may be used with the following restrictions. With the GPIO pins configured as 8-mA output drivers, a total of four GPIO outputs may be used to sink current loads up to 18 mA each. At 18-mA sink current loading, the V_{OL} value is specified as 1.2 V. The high-current GPIO package pins must be selected such that there are only a maximum of two per side of the physical package with the total number of high-current GPIO outputs not exceeding four for the entire package.

10.2.6 Identification

The identification registers configured at reset allow software to detect and identify the module as a GPIO block. The identification registers include the **GPIOPeriphID0-GPIOPeriphID7** registers as well as the **GPIOPCeIIID0-GPIOPCeIIID3** registers.

10.3 Initialization and Configuration

The GPIO modules may be accessed via two different memory apertures. The legacy aperture, the Advanced Peripheral Bus (APB), is backwards-compatible with previous Stellaris[®] parts. The other aperture, the Advanced High-Performance Bus (AHB), offers the same register map but provides better back-to-back access performance than the APB bus. These apertures are mutually exclusive. The aperture enabled for a given GPIO port is controlled by the appropriate bit in the **GPIOHBCTL** register (see page 125).

To use the pins in a particular GPIO port, the clock for the port must be enabled by setting the appropriate GPIO Port bit field (GPIOn) in the **RCGC2** register (see page 178).

On reset, all GPIO pins are configured out of reset to be undriven (tristate): **GPIOAFSEL**=0, **GPIODEN**=0, **GPIOPDR**=0, and **GPIOPUR**=0, except for the pins shown in Table 10-1 on page 309. Table 10-3 on page 315 shows all possible configurations of the GPIO pads and the control register settings required to achieve them. Table 10-4 on page 316 shows how a rising edge interrupt is configured for pin 2 of a GPIO port.

Table 10-3. GPIO Pad Configuration Examples

| Configuration | GPIO Register Bit Value ^a | | | | | | | | | | | |
|---|--------------------------------------|-----|-----|-----|-----|-----|------|------|------|-----|--|--|
| | AFSEL | DIR | ODR | DEN | PUR | PDR | DR2R | DR4R | DR8R | SLR | | |
| Digital Input (GPIO) | 0 | 0 | 0 | 1 | ? | ? | Х | Х | Х | Х | | |
| Digital Output (GPIO) | 0 | 1 | 0 | 1 | ? | ? | ? | ? | ? | ? | | |
| Open Drain Output (GPIO) | 0 | 1 | 1 | 1 | Х | Х | ? | ? | ? | ? | | |
| Open Drain Input/Output (I ² C) | 1 | Х | 1 | 1 | Х | Х | ? | ? | ? | ? | | |
| Digital Input (Timer CCP) | 1 | Х | 0 | 1 | ? | ? | Х | Х | Х | Х | | |

Table 10-3. GPIO Pad Configuration Examples (continued)

| Configuration | GPIO Reg | GPIO Register Bit Value ^a | | | | | | | | | | | |
|--------------------------------|----------|--------------------------------------|-----|-----|-----|-----|------|------|------|-----|--|--|--|
| | AFSEL | DIR | ODR | DEN | PUR | PDR | DR2R | DR4R | DR8R | SLR | | | |
| Digital Input (QEI) | 1 | Х | 0 | 1 | ? | ? | Х | Х | Х | Х | | | |
| Digital Output (PWM) | 1 | Х | 0 | 1 | ? | ? | ? | ? | ? | ? | | | |
| Digital Output (Timer PWM) | 1 | Х | 0 | 1 | ? | ? | ? | ? | ? | ? | | | |
| Digital Input/Output (SSI) | 1 | Х | 0 | 1 | ? | ? | ? | ? | ? | ? | | | |
| Digital Input/Output (UART) | 1 | Х | 0 | 1 | ? | ? | ? | ? | ? | ? | | | |
| Analog Input (Comparator) | 0 | 0 | 0 | 0 | 0 | 0 | Х | Х | Х | Х | | | |
| Digital Output (Comparator) | 1 | Х | 0 | 1 | ? | ? | ? | ? | ? | ? | | | |

a. X=Ignored (don't care bit)

Table 10-4. GPIO Interrupt Configuration Example

| Register | Intoverset | Pin 2 Bit Va | Pin 2 Bit Value ^a | | | | | | | | | |
|----------|--|--------------|------------------------------|---|---|---|---|---|---|--|--|--|
| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
| GPIOIS | 0=edge 1=level | Х | Х | Х | Х | Х | 0 | Х | Х | | | |
| GPIOIBE | 0=single edge 1=both edges | Х | × | X | Х | Х | 0 | Х | Х | | | |
| GPIOIEV | 0=Low level, or falling edge 1=High level, or rising edge | | х | Х | Х | X | 1 | X | Х | | | |
| GPIOIM | 0=masked 1=not masked | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | | | |

a. X=Ignored (don't care bit)

10.4 Register Map

Table 10-6 on page 317 lists the GPIO registers. Each GPIO port can be accessed through one of two bus apertures. The legacy aperture, the Advanced Peripheral Bus (APB), is backwards-compatible with previous Stellaris[®] parts. The other aperture, the Advanced High-Performance Bus (AHB), offers the same register map but provides better back-to-back access performance than the APB bus.

Important: The GPIO registers in this chapter are duplicated in each GPIO block; however, depending on the block, all eight bits may not be connected to a GPIO pad. In those

^{?=}Can be either 0 or 1, depending on the configuration

cases, writing to unconnected bits has no effect, and reading unconnected bits returns no meaningful data.

The offset listed is a hexadecimal increment to the register's address, relative to that GPIO port's base address:

- GPIO Port A (APB): 0x4000.4000
- GPIO Port A (AHB): 0x4005.8000
- GPIO Port B (APB): 0x4000.5000
- GPIO Port B (AHB): 0x4005.9000
- GPIO Port C (APB): 0x4000.6000
- GPIO Port C (AHB): 0x4005.A000
- GPIO Port D (APB): 0x4000.7000
- GPIO Port D (AHB): 0x4005.B000
- GPIO Port E (APB): 0x4002.4000
- GPIO Port E (AHB): 0x4005.C000

Note that each GPIO module clock must be enabled before the registers can be programmed (see page 178).

Important: All GPIO pins are configured as GPIOs and tri-stated by default (GPIOAFSEL=0, GPIODEN=0, GPIOPDR=0, GPIOPUR=0, and GPIOPCTL=0) with the exception of the pins shown in the table below. A Power-On-Reset (POR) or asserting RST puts the pins back to their default state.

Table 10-5. GPIO Pins With Non-Zero Reset Values

| GPIO Pins | Default State | GPIOAFSEL | GPIODEN | GPIOPDR | GPIOPUR | GPIOPCTL |
|-----------|-------------------|-----------|---------|---------|---------|----------|
| PA[1:0] | UART0 | 1 | 1 | 0 | 0 | 0x1 |
| PA[5:2] | SSI0 | 1 | 1 | 0 | 0 | 0x1 |
| PB[3:2] | I ² C0 | 1 | 1 | 0 | 0 | 0x1 |
| PC[3:0] | JTAG/SWD | 1 | 1 | 0 | 1 | 0x3 |

Note: The default register type for the **GPIOCR** register is RO for all GPIO pins with the exception of the NMI pin and the four JTAG/SWD pins (PB7 and PC[3:0]). These five pins are currently the only GPIOs that are protected by the **GPIOCR** register. Because of this, the register type for GPIO Port B7 and GPIO Port C[3:0] is R/W.

The default reset value for the **GPIOCR** register is 0x0000.00FF for all GPIO pins, with the exception of the NMI pin and the four JTAG/SWD pins (PB7 and PC[3:0]). To ensure that the JTAG port is not accidentally programmed as a GPIO, these four pins default to non-committable. To ensure that the NMI pin is not accidentally programmed as the non-maskable interrupt pin, it defaults to non-committable. Because of this, the default reset value of **GPIOCR** for GPIO Port B is 0x0000.007F while the default reset value of GPIOCR for Port C is 0x0000.00F0.

Table 10-6. GPIO Register Map

| Offset | Name | Туре | Reset | Description | See page |
|--------|----------|------|-------------|-------------|-------------|
| 0x000 | GPIODATA | R/W | 0x0000.0000 | GPIO Data | 320 |

Table 10-6. GPIO Register Map (continued)

| Offset | Name | Туре | Reset | Description | See page |
|--------|---------------|------|-------------|----------------------------------|-------------|
| 0x400 | GPIODIR | R/W | 0x0000.0000 | GPIO Direction | 321 |
| 0x404 | GPIOIS | R/W | 0x0000.0000 | GPIO Interrupt Sense | 322 |
| 0x408 | GPIOIBE | R/W | 0x0000.0000 | GPIO Interrupt Both Edges | 323 |
| 0x40C | GPIOIEV | R/W | 0x0000.0000 | GPIO Interrupt Event | 324 |
| 0x410 | GPIOIM | R/W | 0x0000.0000 | GPIO Interrupt Mask | 325 |
| 0x414 | GPIORIS | RO | 0x0000.0000 | GPIO Raw Interrupt Status | 326 |
| 0x418 | GPIOMIS | RO | 0x0000.0000 | GPIO Masked Interrupt Status | 327 |
| 0x41C | GPIOICR | W1C | 0x0000.0000 | GPIO Interrupt Clear | 329 |
| 0x420 | GPIOAFSEL | R/W | - | GPIO Alternate Function Select | 330 |
| 0x500 | GPIODR2R | R/W | 0x0000.00FF | GPIO 2-mA Drive Select | 332 |
| 0x504 | GPIODR4R | R/W | 0x0000.0000 | GPIO 4-mA Drive Select | 333 |
| 0x508 | GPIODR8R | R/W | 0x0000.0000 | GPIO 8-mA Drive Select | 334 |
| 0x50C | GPIOODR | R/W | 0x0000.0000 | GPIO Open Drain Select | 335 |
| 0x510 | GPIOPUR | R/W | - | GPIO Pull-Up Select | 336 |
| 0x514 | GPIOPDR | R/W | 0x0000.0000 | GPIO Pull-Down Select | 338 |
| 0x518 | GPIOSLR | R/W | 0x0000.0000 | GPIO Slew Rate Control Select | 340 |
| 0x51C | GPIODEN | R/W | - | GPIO Digital Enable | 341 |
| 0x520 | GPIOLOCK | R/W | 0x0000.0001 | GPIO Lock | 343 |
| 0x524 | GPIOCR | - | - | GPIO Commit | 344 |
| 0x528 | GPIOAMSEL | R/W | 0x0000.0000 | GPIO Analog Mode Select | 346 |
| 0x52C | GPIOPCTL | R/W | - | GPIO Port Control | 347 |
| 0xFD0 | GPIOPeriphID4 | RO | 0x0000.0000 | GPIO Peripheral Identification 4 | 349 |
| 0xFD4 | GPIOPeriphID5 | RO | 0x0000.0000 | GPIO Peripheral Identification 5 | 350 |
| 0xFD8 | GPIOPeriphID6 | RO | 0x0000.0000 | GPIO Peripheral Identification 6 | 351 |
| 0xFDC | GPIOPeriphID7 | RO | 0x0000.0000 | GPIO Peripheral Identification 7 | 352 |
| 0xFE0 | GPIOPeriphID0 | RO | 0x0000.0061 | GPIO Peripheral Identification 0 | 353 |
| 0xFE4 | GPIOPeriphID1 | RO | 0x0000.0000 | GPIO Peripheral Identification 1 | 354 |
| 0xFE8 | GPIOPeriphID2 | RO | 0x0000.0018 | GPIO Peripheral Identification 2 | 355 |
| 0xFEC | GPIOPeriphID3 | RO | 0x0000.0001 | GPIO Peripheral Identification 3 | 356 |
| 0xFF0 | GPIOPCellID0 | RO | 0x0000.000D | GPIO PrimeCell Identification 0 | 357 |
| 0xFF4 | GPIOPCellID1 | RO | 0x0000.00F0 | GPIO PrimeCell Identification 1 | 358 |
| 0xFF8 | GPIOPCellID2 | RO | 0x0000.0005 | GPIO PrimeCell Identification 2 | 359 |

Table 10-6. GPIO Register Map (continued)

| Offset | Name | Туре | Reset | Description | See page |
|--------|--------------|------|-------------|---------------------------------|-------------|
| 0xFFC | GPIOPCellID3 | RO | 0x0000.00B1 | GPIO PrimeCell Identification 3 | 360 |

10.5 Register Descriptions

The remainder of this section lists and describes the GPIO registers, in numerical order by address offset.

Register 1: GPIO Data (GPIODATA), offset 0x000

The **GPIODATA** register is the data register. In software control mode, values written in the **GPIODATA** register are transferred onto the GPIO port pins if the respective pins have been configured as outputs through the **GPIO Direction (GPIODIR)** register (see page 321).

In order to write to **GPIODATA**, the corresponding bits in the mask, resulting from the address bus bits [9:2], must be set. Otherwise, the bit values remain unchanged by the write.


Similarly, the values read from this register are determined for each bit by the mask bit derived from the address used to access the data register, bits [9:2]. Bits that are set in the address mask cause the corresponding bits in **GPIODATA** to be read, and bits that are clear in the address mask cause the corresponding bits in **GPIODATA** to be read as 0, regardless of their value.

A read from **GPIODATA** returns the last bit value written if the respective pins are configured as outputs, or it returns the value on the corresponding input pin when these are configured as inputs. All bits are cleared by a reset.

GPIO Data (GPIODATA)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4000.5000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.4000 GPIO Port D (APB) base: 0x4005.7000 GPIO Port D (APB) base: 0x4005.8000 GPIO Port E (APB) base: 0x4005.8000 GPIO Port E (APB) base: 0x4005.2000 GPIO Port E (AHB) base: 0x4005.0000 GPIO Port E (AHB) base: 0x4005.0000

Offset 0x000 Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-----------|---|
| 31:8 | reserved | RO | 0x0000.00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | DATA | R/W | 0x00 | GPIO Data |

This register is virtually mapped to 256 locations in the address space. To facilitate the reading and writing of data to these registers by independent drivers, the data read from and written to the registers are masked by the eight address lines [9:2]. Reads from this register return its current state. Writes to this register only affect bits that are not masked by ADDR[9:2] and are configured as outputs. See "Data Register Operation" on page 313 for examples of reads and writes.


Register 2: GPIO Direction (GPIODIR), offset 0x400

The **GPIODIR** register is the data direction register. Setting a bit in the **GPIODIR** register configures the corresponding pin to be an output, while clearing a bit configures the corresponding pin to be an input. All bits are cleared by a reset, meaning all GPIO pins are inputs by default.

GPIO Direction (GPIODIR)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4005.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4005.9000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4005.A000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 Offset 0x400

Type R/W, reset 0x0000.0000



| Bit/Field | Name | туре | Reset | Description |
|-----------|----------|------|-----------|---|
| 31:8 | reserved | RO | 0x0000.00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | DIR | R/W | 0x00 | GPIO Data Direction |

- 0 Corresponding pin is an input.
- 1 Corresponding pins is an output.


Register 3: GPIO Interrupt Sense (GPIOIS), offset 0x404

The **GPIOIS** register is the interrupt sense register. Setting a bit in the **GPIOIS** register configures the corresponding pin to detect levels, while clearing a bit configures the corresponding pin to detect edges. All bits are cleared by a reset.

GPIO Interrupt Sense (GPIOIS)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4000.5000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.4000 GPIO Port D (APB) base: 0x4005.7000 GPIO Port D (APB) base: 0x4005.8000 GPIO Port E (APB) base: 0x4005.8000 GPIO Port E (APB) base: 0x4005.2000 GPIO Port E (AHB) base: 0x4005.0000 GPIO Port E (AHB) base: 0x4005.0000

Offset 0x404 Type R/W, reset 0x0000.0000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-----------|---|
| 31:8 | reserved | RO | 0x0000.00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | IS | R/W | 0x00 | GPIO Interrupt Sense |

- 0 The edge on the corresponding pin is detected (edge-sensitive).
- 1 The level on the corresponding pin is detected (level-sensitive).


Register 4: GPIO Interrupt Both Edges (GPIOIBE), offset 0x408

The **GPIOIBE** register allows both edges to cause interrupts. When the corresponding bit in the **GPIO Interrupt Sense (GPIOIS)** register (see page 322) is set to detect edges, setting a bit in the **GPIOIBE** register configures the corresponding pin to detect both rising and falling edges, regardless of the corresponding bit in the **GPIO Interrupt Event (GPIOIEV)** register (see page 324). Clearing a bit configures the pin to be controlled by the **GPIOIEV** register. All bits are cleared by a reset.

GPIO Interrupt Both Edges (GPIOIBE)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4005.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4005.9000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 Offset 0x408

Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-----------|---|
| 31:8 | reserved | RO | 0x0000.00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | IBE | R/W | 0x00 | GPIO Interrupt Both Edges |

- Interrupt generation is controlled by the GPIO Interrupt Event (GPIOIEV) register (see page 324).
- 1 Both edges on the corresponding pin trigger an interrupt.


Register 5: GPIO Interrupt Event (GPIOIEV), offset 0x40C

The **GPIOIEV** register is the interrupt event register. Setting a bit in the **GPIOIEV** register configures the corresponding pin to detect rising edges or high levels, depending on the corresponding bit value in the **GPIO Interrupt Sense (GPIOIS)** register (see page 322). Clearing a bit configures the pin to detect falling edges or low levels, depending on the corresponding bit value in the **GPIOIS** register. All bits are cleared by a reset.

GPIO Interrupt Event (GPIOIEV)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4005.8000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4005.4000 GPIO Port C (AHB) base: 0x4005.4000 GPIO Port D (APB) base: 0x4005.8000 GPIO Port D (AHB) base: 0x4005.8000 GPIO Port D (AHB) base: 0x4005.8000 GPIO Port E (APB) base: 0x4005.8000 GPIO Port E (APB) base: 0x4005.0000 GPIO Port E (AHB) base: 0x4005.0000 GPIO Port E (AHB) base: 0x4005.0000 GPIO Port E (AHB) base: 0x4005.0000

Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-----------|---|
| 31:8 | reserved | RO | 0x0000.00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | IEV | R/W | 0x00 | GPIO Interrupt Event |

- O A falling edge or a Low level on the corresponding pin triggers an interrupt.
- A rising edge or a High level on the corresponding pin triggers an interrupt.


Register 6: GPIO Interrupt Mask (GPIOIM), offset 0x410

The **GPIOIM** register is the interrupt mask register. Setting a bit in the **GPIOIM** register allows interrupts that are generated by the corresponding pin to be sent to the interrupt controller on the combined interrupt signal. Clearing a bit prevents an interrupt on the corresponding pin from being sent to the interrupt controller. All bits are cleared by a reset.

GPIO Interrupt Mask (GPIOIM)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4000.0000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 Offset 0x410

Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-----------|---|
| 31:8 | reserved | RO | 0x0000.00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | IME | R/W | 0x00 | GPIO Interrupt Mask Enable |

Value Description

- The interrupt from the corresponding pin is masked.
- The interrupt from the corresponding pin is sent to the interrupt controller.


Register 7: GPIO Raw Interrupt Status (GPIORIS), offset 0x414

The **GPIORIS** register is the raw interrupt status register. A bit in this register is set when an interrupt condition occurs on the corresponding GPIO pin. If the corresponding bit in the **GPIO Interrupt Mask (GPIOIM)** register (see page 325) is set, the interrupt is sent to the interrupt controller. Bits read as zero indicate that corresponding input pins have not initiated an interrupt. A bit in this register can be cleared by writing a 1 to the corresponding bit in the **GPIO Interrupt Clear (GPIOICR)** register.

GPIO Raw Interrupt Status (GPIORIS)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4005.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4005.9000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4002.000

Offset 0x414 Type RO, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-----------|---|
| 31:8 | reserved | RO | 0x0000.00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | RIS | RO | 0x00 | GPIO Interrupt Raw Status |

Value Description

- 1 An interrupt condition has occurred on the corresponding pin.
- O An interrupt condition has not occurred on the corresponding pin.

A bit is cleared by writing a 1 to the corresponding bit in the **GPIOICR** register.

Register 8: GPIO Masked Interrupt Status (GPIOMIS), offset 0x418

The **GPIOMIS** register is the masked interrupt status register. If a bit is set in this register, the corresponding interrupt has triggered an interrupt to the interrupt controller. If a bit is clear, either no interrupt has been generated, or the interrupt is masked.

In addition to providing GPIO functionality, PB4 can also be used as an external trigger for the ADC. If PB4 is configured as a non-masked interrupt pin (the appropriate bit of GPIOIM is set), an interrupt for Port B is generated, and an external trigger signal is sent to the ADC. If the **ADC Event Multiplexer Select (ADCEMUX)** register is configured to use the external trigger, an ADC conversion is initiated. See page 457.


If no other Port B pins are being used to generate interrupts, the ARM Integrated Nested Vectored Interrupt Controller (NVIC) Interrupt Set Enable (SETNA) register can disable the Port B interrupts, and the ADC interrupt can be used to read back the converted data. Otherwise, the Port B interrupt handler must ignore and clear interrupts on PB4 and wait for the ADC interrupt, or the ADC interrupt must be disabled in the SETNA register and the Port B interrupt handler must poll the ADC registers until the conversion is completed. See the *ARM*® *Cortex*™-*M3 Technical Reference Manual* for more information.

GPIOMIS is the state of the interrupt after masking.

GPIO Masked Interrupt Status (GPIOMIS)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4005.9000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (AHB) base: 0x4005.8000 GPIO Port D (AHB) base: 0x4005.8000 GPIO Port D (AHB) base: 0x4005.8000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 Offset 0x418

Type RO. reset 0x0000.0000



Bit/Field Name Type Reset Description

31:8 reserved RO 0x0000.00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

| Bit/Field | Name | Туре | Reset | Description |
|-----------|------|------|-------|---|
| 7:0 | MIS | RO | 0x00 | GPIO Masked Interrupt Status |
| | | | | Value Description |
| | | | | An interrupt condition on the corresponding pin has triggered an interrupt to the interrupt controller. |
| | | | | O An interrupt condition on the corresponding pin is masked or has not occurred. |
| | | | | A bit is cleared by writing a 1 to the corresponding bit in the GPIOICR |

A bit is cleared by writing a 1 to the corresponding bit in the **GPIOICR** register.

Register 9: GPIO Interrupt Clear (GPIOICR), offset 0x41C


The **GPIOICR** register is the interrupt clear register. Writing a 1 to a bit in this register clears the corresponding interrupt bit in the **GPIORIS** and **GPIOMIS** registers. Writing a 0 has no effect.

GPIO Interrupt Clear (GPIOICR)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4005.9000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4005.4000 GPIO Port C (APB) base: 0x4005.4000 GPIO Port D (APB) base: 0x4005.8000 GPIO Port D (AHB) base: 0x4005.8000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (APB) base: 0x4005.000

Offset 0x41C

Type W1C, reset 0x0000.0000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-----------|---|
| 31:8 | reserved | RO | 0x0000.00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | IC | W1C | 0x00 | GPIO Interrupt Clear |

Value Description

- 1 The corresponding interrupt is cleared.
- 0 The corresponding interrupt is unaffected.

Register 10: GPIO Alternate Function Select (GPIOAFSEL), offset 0x420

The **GPIOAFSEL** register is the mode control select register. If a bit is clear, the pin is used as a GPIO and is controlled by the GPIO registers. Setting a bit in this register configures the corresponding GPIO line to be controlled by an associated peripheral. Several possible peripheral functions are multiplexed on each GPIO. The **GPIO Port Control (GPIOPCTL)** register is used to select one of the possible functions. Table 23-5 on page 952 details which functions are muxed on each GPIO pin. The reset value for this register is 0x0000.0000 for GPIO ports that are not listed in the table below.

Important: All GPIO pins are configured as GPIOs and tri-stated by default (GPIOAFSEL=0, GPIODEN=0, GPIOPDR=0, GPIOPUR=0, and GPIOPCTL=0) with the exception of the pins shown in the table below. A Power-On-Reset (POR) or asserting RST puts the pins back to their default state.

| GPIO Pins | Default State | GPIOAFSEL | GPIODEN | GPIOPDR | GPIOPUR | GPIOPCTL |
|-----------|-------------------|-----------|---------|---------|---------|----------|
| PA[1:0] | UART0 | 1 | 1 | 0 | 0 | 0x1 |
| PA[5:2] | SSI0 | 1 | 1 | 0 | 0 | 0x1 |
| PB[3:2] | I ² C0 | 1 | 1 | 0 | 0 | 0x1 |
| PC[3:0] | JTAG/SWD | 1 | 1 | 0 | 1 | 0x3 |

Caution – It is possible to create a software sequence that prevents the debugger from connecting to the Stellaris® microcontroller. If the program code loaded into flash immediately changes the JTAG pins to their GPIO functionality, the debugger may not have enough time to connect and halt the controller before the JTAG pin functionality switches. As a result, the debugger may be locked out of the part. This issue can be avoided with a software routine that restores JTAG functionality based on an external or software trigger.


The GPIO commit control registers provide a layer of protection against accidental programming of critical hardware peripherals. Protection is currently provided for the NMI pin (PB7) and the four JTAG/SWD pins (PC[3:0]). Writes to protected bits of the GPIO Alternate Function Select (GPIOAFSEL) register (see page 330), GPIO Pull Up Select (GPIOPUR) register (see page 336), GPIO Pull-Down Select (GPIOPDR) register (see page 338), and GPIO Digital Enable (GPIODEN) register (see page 341) are not committed to storage unless the GPIO Lock (GPIOLOCK) register (see page 343) has been unlocked and the appropriate bits of the GPIO Commit (GPIOCR) register (see page 344) have been set.

When using the I^2C module, in addition to setting the **GPIOAFSEL** register bits for the I^2C clock and data pins, the pins should be set to open drain using the **GPIO Open Drain Select (GPIOODR)** register (see examples in "Initialization and Configuration" on page 315).

GPIO Alternate Function Select (GPIOAFSEL)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4005.8000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4005.9000 GPIO Port C (AHB) base: 0x4005.4000 GPIO Port D (APB) base: 0x4005.7000 GPIO Port D (AHB) base: 0x4005.8000 GPIO Port D (AHB) base: 0x4002.4000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 Offset 0x420

Type R/W, reset -



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-----------|---|
| 31:8 | reserved | RO | 0x0000.00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | AFSEL | R/W | _ | GPIO Alternate Function Select |

Value Description

- The associated pin functions as a GPIO and is controlled by the GPIO registers.
- The associated pin functions as a peripheral signal and is controlled by the alternate hardware function.


The reset value for this register is 0x0000.0000 for GPIO ports that are not listed in Table 10-1 on page 309.

Register 11: GPIO 2-mA Drive Select (GPIODR2R), offset 0x500

The **GPIODR2R** register is the 2-mA drive control register. Each GPIO signal in the port can be individually configured without affecting the other pads. When setting the DRV2 bit for a GPIO signal, the corresponding DRV4 bit in the **GPIODR4R** register and DRV8 bit in the **GPIODR8R** register are automatically cleared by hardware. By default, all GPIO pins have 2-mA drive.

GPIO 2-mA Drive Select (GPIODR2R)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4005.9000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4005.B000 GPIO Port D (AHB) base: 0x4002.4000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port E (AHB) base: 0x4005.C000 Offset 0x500



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-----------|---|
| 31:8 | reserved | RO | 0x0000.00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | DRV2 | R/W | 0xFF | Output Pad 2-mA Drive Enable |

Value Description

- 1 The corresponding GPIO pin has 2-mA drive.
- The drive for the corresponding GPIO pin is controlled by the GPIODR4R or GPIODR8R register.

Setting a bit in either the **GPIODR4** register or the **GPIODR8** register clears the corresponding 2-mA enable bit. The change is effective on the second clock cycle after the write if accessing GPIO via the APB memory aperture. If using AHB access, the change is effective on the next clock cycle.


Register 12: GPIO 4-mA Drive Select (GPIODR4R), offset 0x504

The GPIODR4R register is the 4-mA drive control register. Each GPIO signal in the port can be individually configured without affecting the other pads. When setting the DRV4 bit for a GPIO signal, the corresponding DRV2 bit in the GPIODR2R register and DRV8 bit in the GPIODR8R register are automatically cleared by hardware.

GPIO 4-mA Drive Select (GPIODR4R)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 Offset 0x504

Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-----------|---|
| 31:8 | reserved | RO | 0x0000.00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | DRV4 | R/W | 0x00 | Output Pad 4-mA Drive Enable |

Value Description

- The corresponding GPIO pin has 4-mA drive. 1
- 0 The drive for the corresponding GPIO pin is controlled by the GPIODR2R or GPIODR8R register.

Setting a bit in either the GPIODR2 register or the GPIODR8 register clears the corresponding 4-mA enable bit. The change is effective on the second clock cycle after the write if accessing GPIO via the APB memory aperture. If using AHB access, the change is effective on the next clock cycle.

Register 13: GPIO 8-mA Drive Select (GPIODR8R), offset 0x508


The GPIODR8R register is the 8-mA drive control register. Each GPIO signal in the port can be individually configured without affecting the other pads. When setting the DRV8 bit for a GPIO signal, the corresponding DRV2 bit in the GPIODR2R register and DRV4 bit in the GPIODR4R register are automatically cleared by hardware. The 8-mA setting is also used for high-current operation.

Note: There is no configuration difference between 8-mA and high-current operation. The additional current capacity results from a shift in the V_{OH}/V_{OL} levels. See "Recommended DC Operating Conditions" on page 954 for further information.

GPIO 8-mA Drive Select (GPIODR8R)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port F (APR) base: 0x4002 4000 GPIO Port E (AHB) base: 0x4005.C000 Offset 0x508

Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-----------|---|
| 31:8 | reserved | RO | 0x0000.00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | DRV8 | R/W | 0x00 | Output Pad 8-mA Drive Enable |

Value Description

- The corresponding GPIO pin has 8-mA drive. 1
- 0 The drive for the corresponding GPIO pin is controlled by the GPIODR2R or GPIODR4R register.

Setting a bit in either the GPIODR2 register or the GPIODR4 register clears the corresponding 8-mA enable bit. The change is effective on the second clock cycle after the write if accessing GPIO via the APB memory aperture. If using AHB access, the change is effective on the next clock cycle.

Register 14: GPIO Open Drain Select (GPIOODR), offset 0x50C


The **GPIOODR** register is the open drain control register. Setting a bit in this register enables the open-drain configuration of the corresponding GPIO pad. When open-drain mode is enabled, the corresponding bit should also be set in the **GPIO Digital Input Enable (GPIODEN)** register (see page 341). Corresponding bits in the drive strength and slew rate control registers (**GPIODR2R**, **GPIODR4R**, **GPIODR8R**, and **GPIOSLR**) can be set to achieve the desired rise and fall times. The GPIO acts as an open-drain input if the corresponding bit in the **GPIODIR** register is cleared. If open drain is selected while the GPIO is configured as an input, the GPIO will remain an input and the open-drain selection has no effect until the GPIO is changed to an output.

When using the I²C module, in addition to configuring the pin to open drain, the **GPIO Alternate Function Select (GPIOAFSEL)** register bits for the I²C clock and data pins should be set (see examples in "Initialization and Configuration" on page 315).

GPIO Open Drain Select (GPIOODR)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (AHB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4000.5000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.4000 GPIO Port D (AHB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.8000 GPIO Port D (AHB) base: 0x4005.8000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port E (AHB) base: 0x4005.C000 Offset 0x50C

Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-----------|---|
| 31:8 | reserved | RO | 0x0000.00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | ODE | R/W | 0x00 | Output Pad Open Drain Enable |

Value Description

- 1 The corresponding pin is configured as open drain.
- 0 The corresponding pin is not configured as open drain.

Register 15: GPIO Pull-Up Select (GPIOPUR), offset 0x510

The **GPIOPUR** register is the pull-up control register. When a bit is set, a weak pull-up resistor on the corresponding GPIO signal is enabled. Setting a bit in **GPIOPUR** automatically clears the corresponding bit in the **GPIO Pull-Down Select (GPIOPDR)** register (see page 338). Write access to this register is protected with the **GPIOCR** register. Bits in **GPIOCR** that are cleared prevent writes to the equivalent bit in this register.

Important: All GPIO pins are configured as GPIOs and tri-stated by default (GPIOAFSEL=0, GPIODEN=0, GPIOPDR=0, GPIOPUR=0, and GPIOPCTL=0) with the exception of the pins shown in the table below. A Power-On-Reset (POR) or asserting RST puts the pins back to their default state.


Table 10-8. GPIO Pins With Non-Zero Reset Values

| GPIO Pins | Default State | GPIOAFSEL | GPIODEN | GPIOPDR | GPIOPUR | GPIOPCTL |
|-----------|-------------------|-----------|---------|---------|---------|----------|
| PA[1:0] | UART0 | 1 | 1 | 0 | 0 | 0x1 |
| PA[5:2] | SSI0 | 1 | 1 | 0 | 0 | 0x1 |
| PB[3:2] | I ² C0 | 1 | 1 | 0 | 0 | 0x1 |
| PC[3:0] | JTAG/SWD | 1 | 1 | 0 | 1 | 0x3 |

Note: The GPIO commit control registers provide a layer of protection against accidental programming of critical hardware peripherals. Protection is currently provided for the NMI pin (PB7) and the four JTAG/SWD pins (PC[3:0]). Writes to protected bits of the GPIO Alternate Function Select (GPIOAFSEL) register (see page 330), GPIO Pull Up Select (GPIOPUR) register (see page 336), GPIO Pull-Down Select (GPIOPDR) register (see page 338), and GPIO Digital Enable (GPIODEN) register (see page 341) are not committed to storage unless the GPIO Lock (GPIOLOCK) register (see page 343) has been unlocked and the appropriate bits of the GPIO Commit (GPIOCR) register (see page 344) have been set.

GPIO Pull-Up Select (GPIOPUR)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4005.9000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4000.7000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.8000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (APB) base: 0x4005.C000 OFISet 0x510
Type R/W, reset -



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-----------|---|
| 31:8 | reserved | RO | 0x0000.00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | PUE | R/W | - | Pad Weak Pull-Up Enable |
| | | | | Value Description |
| | | | | 1 The corresponding pin has a weak pull-up resistor. |

0 The corresponding pin is not affected.

Setting a bit in the **GPIOPDR** register clears the corresponding bit in the **GPIOPUR** register. The change is effective on the second clock cycle after the write if accessing GPIO via the APB memory aperture. If using AHB access, the change is effective on the next clock cycle.

The reset value for this register is 0x0000.0000 for GPIO ports that are not listed in Table 10-1 on page 309.

Register 16: GPIO Pull-Down Select (GPIOPDR), offset 0x514

The **GPIOPDR** register is the pull-down control register. When a bit is set, a weak pull-down resistor on the corresponding GPIO signal is enabled. Setting a bit in GPIOPDR automatically clears the corresponding bit in the GPIO Pull-Up Select (GPIOPUR) register (see page 336).

Important: All GPIO pins are configured as GPIOs and tri-stated by default (GPIOAFSEL=0, GPIODEN=0, GPIOPDR=0, GPIOPUR=0, and GPIOPCTL=0) with the exception of the pins shown in the table below. A Power-On-Reset (POR) or asserting RST puts the pins back to their default state.


Table 10-9. GPIO Pins With Non-Zero Reset Values

| GPIO Pins | Default State | GPIOAFSEL | GPIODEN | GPIOPDR | GPIOPUR | GPIOPCTL |
|-----------|-------------------|-----------|---------|---------|---------|----------|
| PA[1:0] | UART0 | 1 | 1 | 0 | 0 | 0x1 |
| PA[5:2] | SSI0 | 1 | 1 | 0 | 0 | 0x1 |
| PB[3:2] | I ² C0 | 1 | 1 | 0 | 0 | 0x1 |
| PC[3:0] | JTAG/SWD | 1 | 1 | 0 | 1 | 0x3 |

Note: The GPIO commit control registers provide a layer of protection against accidental programming of critical hardware peripherals. Protection is currently provided for the NMI pin (PB7) and the four JTAG/SWD pins (PC[3:0]). Writes to protected bits of the GPIO Alternate Function Select (GPIOAFSEL) register (see page 330), GPIO Pull Up Select (GPIOPUR) register (see page 336), GPIO Pull-Down Select (GPIOPDR) register (see page 338), and GPIO Digital Enable (GPIODEN) register (see page 341) are not committed to storage unless the GPIO Lock (GPIOLOCK) register (see page 343) has been unlocked and the appropriate bits of the GPIO Commit (GPIOCR) register (see page 344) have been set.

GPIO Pull-Down Select (GPIOPDR)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 Offset 0x514



| Bit/Field | Name | Type | Reset | Description |
|-----------|------|------|-------|---------------------------|
| 7:0 | PDE | R/W | 0x00 | Pad Weak Pull-Down Enable |

Value Description

- 1 The corresponding pin has a weak pull-down resistor.
- 0 The corresponding pin is not affected.

Setting a bit in the **GPIOPUR** register clears the corresponding bit in the **GPIOPDR** register. The change is effective on the second clock cycle after the write if accessing GPIO via the APB memory aperture. If using AHB access, the change is effective on the next clock cycle.

Register 17: GPIO Slew Rate Control Select (GPIOSLR), offset 0x518


The **GPIOSLR** register is the slew rate control register. Slew rate control is only available when using the 8-mA drive strength option via the **GPIO 8-mA Drive Select (GPIODR8R)** register (see page 334).

GPIO Slew Rate Control Select (GPIOSLR)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4005.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4005.6000 GPIO Port C (AHB) base: 0x4005.4000 GPIO Port D (AHB) base: 0x4007.7000 GPIO Port D (AHB) base: 0x4005.8000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (APB) base: 0x4005.0000 GPIO Port E (AHB) base: 0x4005.0000

Offset 0x518

Type R/W, reset 0x0000.0000



| Bit/Field | Name | туре | Reset | Description |
|-----------|----------|------|-----------|---|
| 31:8 | reserved | RO | 0x0000.00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | SRL | R/W | 0x00 | Slew Rate Limit Enable (8-mA drive only) |

Value Description

- 1 Slew rate control is enabled for the corresponding pin.
- O Slew rate control is disabled for the corresponding pin.

Register 18: GPIO Digital Enable (GPIODEN), offset 0x51C

Note: Pins configured as digital inputs are Schmitt-triggered.

The **GPIODEN** register is the digital enable register. By default, all GPIO signals except those listed below are configured out of reset to be undriven (tristate). Their digital function is disabled; they do not drive a logic value on the pin and they do not allow the pin voltage into the GPIO receiver. To use the pin as a digital input or output (either GPIO or alternate function), the corresponding GPIODEN bit must be set.

Important: All GPIO pins are configured as GPIOs and tri-stated by default (GPIOAFSEL=0, GPIODEN=0, GPIOPDR=0, GPIOPUR=0, and GPIOPCTL=0) with the exception of the pins shown in the table below. A Power-On-Reset (POR) or asserting RST puts the pins back to their default state.


Table 10-10. GPIO Pins With Non-Zero Reset Values

| GPIO Pins | Default State | GPIOAFSEL | GPIODEN | GPIOPDR | GPIOPUR | GPIOPCTL |
|-----------|-------------------|-----------|---------|---------|---------|----------|
| PA[1:0] | UART0 | 1 | 1 | 0 | 0 | 0x1 |
| PA[5:2] | SSI0 | 1 | 1 | 0 | 0 | 0x1 |
| PB[3:2] | I ² C0 | 1 | 1 | 0 | 0 | 0x1 |
| PC[3:0] | JTAG/SWD | 1 | 1 | 0 | 1 | 0x3 |

Note: The GPIO commit control registers provide a layer of protection against accidental programming of critical hardware peripherals. Protection is currently provided for the NMI pin (PB7) and the four JTAG/SWD pins (PC[3:0]). Writes to protected bits of the GPIO Alternate Function Select (GPIOAFSEL) register (see page 330), GPIO Pull Up Select (GPIOPUR) register (see page 336), GPIO Pull-Down Select (GPIOPDR) register (see page 338), and GPIO Digital Enable (GPIODEN) register (see page 341) are not committed to storage unless the GPIO Lock (GPIOLOCK) register (see page 343) has been unlocked and the appropriate bits of the GPIO Commit (GPIOCR) register (see page 344) have been set.

GPIO Digital Enable (GPIODEN)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4005.9000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4005.9000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4005.A000 GPIO Port D (AHB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (AHB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 Offset 0x51C



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-----------|---|
| 31:8 | reserved | RO | 0x0000.00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | DEN | R/W | - | Digital Enable |
| | | | | Value Description |
| | | | | The digital functions for the corresponding pin are disabled. |
| | | | | 1 The digital functions for the corresponding pin are enabled. |
| | | | | The reset value for this register is 0x0000.0000 for GPIO ports that are not listed in Table 10-1 on page 309. |


Register 19: GPIO Lock (GPIOLOCK), offset 0x520

The **GPIOLOCK** register enables write access to the **GPIOCR** register (see page 344). Writing 0x4C4F.434B to the **GPIOLOCK** register unlocks the **GPIOCR** register. Writing any other value to the **GPIOLOCK** register re-enables the locked state. Reading the **GPIOLOCK** register returns the lock status rather than the 32-bit value that was previously written. Therefore, when write accesses are disabled, or locked, reading the **GPIOLOCK** register returns 0x0000.0001. When write accesses are enabled, or unlocked, reading the **GPIOLOCK** register returns 0x0000.0000.

GPIO Lock (GPIOLOCK)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4005.9000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port E (AHB) base: 0x4005.C000 Offset 0x520

Type R/W, reset 0x0000.0001



| Bit/Field | Name | Туре | Reset | Description |
|-----------|------|------|-------------|-------------|
| 31:0 | LOCK | R/W | 0x0000.0001 | GPIO Lock |

A write of the value 0x4C4F.434B unlocks the **GPIO Commit (GPIOCR)** register for write access.A write of any other value or a write to the **GPIOCR** register reapplies the lock, preventing any register updates.

A read of this register returns the following values:

Value Description

 $0x0000.0001\;$ The GPIOCR register is locked and may not be modified.

0x0000.0000 The **GPIOCR** register is unlocked and may be modified.

Register 20: GPIO Commit (GPIOCR), offset 0x524

The GPIOCR register is the commit register. The value of the GPIOCR register determines which bits of the GPIOAFSEL, GPIOPUR, GPIOPDR, and GPIODEN registers are committed when a write to these registers is performed. If a bit in the **GPIOCR** register is cleared, the data being written to the corresponding bit in the GPIOAFSEL, GPIOPUR, GPIOPDR, or GPIODEN registers cannot be committed and retains its previous value. If a bit in the **GPIOCR** register is set, the data being written to the corresponding bit of the GPIOAFSEL, GPIOPUR, GPIOPDR, or GPIODEN registers is committed to the register and reflects the new value.


The contents of the GPIOCR register can only be modified if the status in the GPIOLOCK register is unlocked. Writes to the GPIOCR register are ignored if the status in the GPIOLOCK register is locked.

Important: This register is designed to prevent accidental programming of the registers that control connectivity to the NMI and JTAG/SWD debug hardware. By initializing the bits of the **GPIOCR** register to 0 for PB7 and PC[3:0], the NMI and JTAG/SWD debug port can only be converted to GPIOs through a deliberate set of writes to the **GPIOLOCK**, **GPIOCR**, and the corresponding registers.

> Because this protection is currently only implemented on the NMI and JTAG/SWD pins on PB7 and PC[3:0], all of the other bits in the **GPIOCR** registers cannot be written with 0x0. These bits are hardwired to 0x1, ensuring that it is always possible to commit new values to the GPIOAFSEL, GPIOPUR, GPIOPDR, or GPIODEN register bits of these other pins.

GPIO Commit (GPIOCR)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 Offset 0x524 Type -, reset



Bit/Field Name Type Reset Description 0x0000.00 RO 31.8 reserved Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

| Bit/Field | Name | Type | Reset | Description |
|-----------|------|------|-------|-------------|
| 7:0 | CR | - | - | GPIO Commit |

Value Description

- 1 The corresponding GPIOAFSEL, GPIOPUR, GPIOPDR, or GPIODEN bits can be written.
- The corresponding GPIOAFSEL, GPIOPUR, GPIOPDR, or GPIODEN bits cannot be written.

Note:

The default register type for the **GPIOCR** register is RO for all GPIO pins with the exception of the NMI pin and the four JTAG/SWD pins (PB7 and PC[3:0]). These five pins are currently the only GPIOs that are protected by the **GPIOCR** register. Because of this, the register type for GPIO Port B7 and GPIO Port C[3:0] is R/W.

The default reset value for the **GPIOCR** register is 0x0000.00FF for all GPIO pins, with the exception of the NMI pin and the four JTAG/SWD pins (PB7 and PC[3:0]). To ensure that the JTAG port is not accidentally programmed as a GPIO, these four pins default to non-committable. To ensure that the NMI pin is not accidentally programmed as the non-maskable interrupt pin, it defaults to non-committable. Because of this, the default reset value of **GPIOCR** for GPIO Port B is 0x0000.007F while the default reset value of GPIOCR for Port C is 0x0000.00F0.

Register 21: GPIO Analog Mode Select (GPIOAMSEL), offset 0x528

Important: This register is only valid for ports D and E; the corresponding base addresses for the remaining ports are not valid.

If any pin is to be used as an ADC input, the appropriate bit in **GPIOAMSEL** must be set to disable the analog isolation circuit.


The **GPIOAMSEL** register controls isolation circuits to the analog side of a unified I/O pad. Because the GPIOs may be driven by a 5-V source and affect analog operation, analog circuitry requires isolation from the pins when they are not used in their analog function.

Each bit of this register controls the isolation circuitry for the corresponding GPIO signal. For information on which GPIO pins can be used for ADC functions, refer to Table 23-5 on page 952.

GPIO Analog Mode Select (GPIOAMSEL)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4005.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4005.9000 GPIO Port C (AHB) base: 0x4005.4000 GPIO Port D (APB) base: 0x4005.4000 GPIO Port D (AHB) base: 0x4005.8000 GPIO Port D (AHB) base: 0x4005.8000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (APB) base: 0x4005.C000 Offset 0x528

Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|-----------|------|------------|---|
| 31:4 | reserved | RO | 0x0000.000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 3:0 | GPIOAMSEL | R/W | 0x0 | GPIO Analog Mode Select |

Value Description

- The analog function of the pin is enabled, the isolation is disabled, and the pin is capable of analog functions.
- The analog function of the pin is disabled, the isolation is enabled, and the pin is capable of digital functions as specified by the other GPIO configuration registers.

Note: This register and bits are only valid for GPIO signals that share analog function through a unified I/O pad.

The reset state of this register is 0 for all signals.

Register 22: GPIO Port Control (GPIOPCTL), offset 0x52C

The **GPIOPCTL** register is used in conjunction with the **GPIOAFSEL** register and selects the specific peripheral signal for each GPIO pin when using the alternate function mode. Most bits in the **GPIOAFSEL** register are cleared on reset, therefore most GPIO pins are configured as GPIOs by default. When a bit is set in the **GPIOAFSEL** register, the corresponding GPIO signal is controlled by an associated peripheral. The **GPIOPCTL** register selects one out of a set of peripheral functions for each GPIO, providing additional flexibility in signal definition. For information on the defined encodings for the bit fields in this register, refer to Table 23-5 on page 952. The reset value for this register is 0x0000.0000 for GPIO ports that are not listed in the table below.

Important: All GPIO pins are configured as GPIOs and tri-stated by default (GPIOAFSEL=0, GPIODEN=0, GPIOPDR=0, GPIOPUR=0, and GPIOPCTL=0) with the exception of the pins shown in the table below. A Power-On-Reset (POR) or asserting RST puts the pins back to their default state.


Table 10-11. GPIO Pins With Non-Zero Reset Values

| GPIO Pins | Default State | GPIOAFSEL | GPIODEN | GPIOPDR | GPIOPUR | GPIOPCTL |
|-----------|-------------------|-----------|---------|---------|---------|----------|
| PA[1:0] | UART0 | 1 | 1 | 0 | 0 | 0x1 |
| PA[5:2] | SSI0 | 1 | 1 | 0 | 0 | 0x1 |
| PB[3:2] | I ² C0 | 1 | 1 | 0 | 0 | 0x1 |
| PC[3:0] | JTAG/SWD | 1 | 1 | 0 | 1 | 0x3 |

GPIO Port Control (GPIOPCTL)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4000.5000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (AHB) base: 0x4005.A000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port E (AHB) base: 0x4005.C000

Offset 0x52C Type R/W, reset -



| Bit/Field | Name | Туре | Reset | Description |
|-----------|------|------|-------|---|
| 31:28 | PMC7 | R/W | - | Port Mux Control 7 |
| | | | | This field controls the configuration for GPIO pin 7. |
| 27:24 | PMC6 | R/W | - | Port Mux Control 6 |
| | | | | This field controls the configuration for GPIO nin 6 |


| Bit/Field | Name | Туре | Reset | Description |
|-----------|------|------|-------|---|
| 23:20 | PMC5 | R/W | - | Port Mux Control 5 |
| | | | | This field controls the configuration for GPIO pin 5. |
| 19:16 | PMC4 | R/W | - | Port Mux Control 4 |
| | | | | This field controls the configuration for GPIO pin 4. |
| 15:12 | PMC3 | R/W | - | Port Mux Control 3 |
| | | | | This field controls the configuration for GPIO pin 3. |
| 11:8 | PMC2 | R/W | - | Port Mux Control 2 |
| | | | | This field controls the configuration for GPIO pin 2. |
| 7:4 | PMC1 | R/W | - | Port Mux Control 1 |
| | | | | This field controls the configuration for GPIO pin 1. |
| 3:0 | PMC0 | R/W | - | Port Mux Control 0 |
| | | | | This field controls the configuration for GPIO pin 0. |

Register 23: GPIO Peripheral Identification 4 (GPIOPeriphID4), offset 0xFD0

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 4 (GPIOPeriphID4)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4005.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4005.9000 GPIO Port C (AHB) base: 0x4005.4000 GPIO Port D (APB) base: 0x4005.4000 GPIO Port D (AHB) base: 0x4005.8000 GPIO Port D (AHB) base: 0x4005.8000 GPIO Port E (AHB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 Offset 0xFD0




| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-----------|---|
| 31:8 | reserved | RO | 0x0000.00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | PID4 | RO | 0x00 | GPIO Peripheral ID Register [7:0] |

Register 24: GPIO Peripheral Identification 5 (GPIOPeriphID5), offset 0xFD4

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 5 (GPIOPeriphID5)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4005.5000 GPIO Port B (AHB) base: 0x4000.5000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4005.A000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port D (AHB) base: 0x4002.4000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 Offset 0xFD4




| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-----------|---|
| 31:8 | reserved | RO | 0x0000.00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | PID5 | RO | 0x00 | GPIO Peripheral ID Register [15:8] |

Register 25: GPIO Peripheral Identification 6 (GPIOPeriphID6), offset 0xFD8

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 6 (GPIOPeriphID6)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4005.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4005.9000 GPIO Port C (AHB) base: 0x4005.4000 GPIO Port D (APB) base: 0x4005.4000 GPIO Port D (AHB) base: 0x4005.8000 GPIO Port D (AHB) base: 0x4005.8000 GPIO Port E (AHB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 Offset 0xFD8




| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-----------|---|
| 31:8 | reserved | RO | 0x0000.00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | PID6 | RO | 0x00 | GPIO Peripheral ID Register [23:16] |

Register 26: GPIO Peripheral Identification 7 (GPIOPeriphID7), offset 0xFDC

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 7 (GPIOPeriphID7)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4005.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4005.9000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4005.A000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 Offset 0xFDC



| Bit/Field | Name | туре | Reset | Description |
|-----------|----------|------|-----------|---|
| 31:8 | reserved | RO | 0x0000.00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | PID7 | RO | 0x00 | GPIO Peripheral ID Register [31:24] |


Register 27: GPIO Peripheral Identification 0 (GPIOPeriphID0), offset 0xFE0

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 0 (GPIOPeriphID0)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4005.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4005.9000 GPIO Port C (AHB) base: 0x4005.4000 GPIO Port D (APB) base: 0x4005.4000 GPIO Port D (AHB) base: 0x4005.8000 GPIO Port D (AHB) base: 0x4005.8000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 Offset 0xFEO

Type RO, reset 0x0000.0061



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-----------|---|
| 31:8 | reserved | RO | 0x0000.00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | PID0 | RO | 0x61 | GPIO Peripheral ID Register [7:0] |

Can be used by software to identify the presence of this peripheral.


Register 28: GPIO Peripheral Identification 1 (GPIOPeriphID1), offset 0xFE4

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 1 (GPIOPeriphID1)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4005.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4005.9000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4005.A000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port D (AHB) base: 0x4002.4000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 Offset 0xFE4

Type RO, reset 0x0000.0000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-----------|---|
| 31:8 | reserved | RO | 0x0000.00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | PID1 | RO | 0x00 | GPIO Peripheral ID Register [15:8] |

Can be used by software to identify the presence of this peripheral.


Register 29: GPIO Peripheral Identification 2 (GPIOPeriphID2), offset 0xFE8

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 2 (GPIOPeriphID2)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4005.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4005.9000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 Offset 0xFE8

Type RO, reset 0x0000.0018



| Bit/Fiel | d Name | Type | Reset | Description |
|----------|----------|------|-----------|---|
| 31:8 | reserved | RO | 0x0000.00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | PID2 | RO | 0x18 | GPIO Peripheral ID Register [23:16] |

Can be used by software to identify the presence of this peripheral.


Register 30: GPIO Peripheral Identification 3 (GPIOPeriphID3), offset 0xFEC

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 3 (GPIOPeriphID3)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4005.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4005.9000 GPIO Port C (AHB) base: 0x4005.4000 GPIO Port D (APB) base: 0x4005.4000 GPIO Port D (AHB) base: 0x4005.8000 GPIO Port D (AHB) base: 0x4005.8000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 Offset 0xFEC

Type RO, reset 0x0000.0001



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-----------|---|
| 31:8 | reserved | RO | 0x0000.00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | PID3 | RO | 0x01 | GPIO Peripheral ID Register [31:24] |


Can be used by software to identify the presence of this peripheral.

Register 31: GPIO PrimeCell Identification 0 (GPIOPCellID0), offset 0xFF0

The **GPIOPCeIIID1**, **GPIOPCeIIID1**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

GPIO PrimeCell Identification 0 (GPIOPCellID0)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4000.5000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (AHB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 Offset 0xFF0
Type RO, reset 0x0000.000D



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-----------|---|
| 31:8 | reserved | RO | 0x0000.00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | CID0 | RO | 0x0D | GPIO PrimeCell ID Register [7:0] |


Register 32: GPIO PrimeCell Identification 1 (GPIOPCellID1), offset 0xFF4

The **GPIOPCeIIID1**, **GPIOPCeIIID1**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

GPIO PrimeCell Identification 1 (GPIOPCellID1)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4005.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4006.0000 GPIO Port C (AHB) base: 0x4005.4000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (APB) base: 0x4005.8000 GPIO Port E (APB) base: 0x4005.8000 GPIO Port E (APB) base: 0x4005.2000 GPIO Port E (AHB) base: 0x4005.0000 GPIO Port E (AHB) base: 0x4005.0000

Offset 0xFF4
Type RO, reset 0x0000.00F0



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-----------|---|
| 31:8 | reserved | RO | 0x0000.00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | CID1 | RO | 0xF0 | GPIO PrimeCell ID Register [15:8] |


Register 33: GPIO PrimeCell Identification 2 (GPIOPCellID2), offset 0xFF8

The **GPIOPCeIIID1**, **GPIOPCeIIID1**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

GPIO PrimeCell Identification 2 (GPIOPCellID2)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4005.8000 GPIO Port B (AHB) base: 0x4000.5000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.4000 GPIO Port D (APB) base: 0x4005.4000 GPIO Port D (APB) base: 0x4005.8000 GPIO Port D (APB) base: 0x4005.8000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (APB) base: 0x4005.0000 GPIO Port E (AHB) base: 0x4005.0000 Offset 0xFF8

Type RO, reset 0x0000.0005



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-----------|---|
| 31:8 | reserved | RO | 0x0000.00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | CID2 | RO | 0x05 | GPIO PrimeCell ID Register [23:16] |


Register 34: GPIO PrimeCell Identification 3 (GPIOPCellID3), offset 0xFFC

The **GPIOPCeIIID1**, **GPIOPCeIIID1**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

GPIO PrimeCell Identification 3 (GPIOPCellID3)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4005.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4005.9000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4005.A000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port D (AHB) base: 0x4002.4000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 Offset 0xFFC

Type RO, reset 0x0000.00B1



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-----------|---|
| 31:8 | reserved | RO | 0x0000.00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | CID3 | RO | 0xB1 | GPIO PrimeCell ID Register [31:24] |

11 General-Purpose Timers

Programmable timers can be used to count or time external events that drive the Timer input pins. The Stellaris® General-Purpose Timer Module (GPTM) contains four GPTM blocks (Timer 0, Timer 1, Timer 2, and Timer 3). Each GPTM block provides two 16-bit timers/counters (referred to as Timer A and Timer B) that can be configured to operate independently as timers or event counters, or configured to operate as one 32-bit timer or one 32-bit Real-Time Clock (RTC). Timers can also be used to trigger µDMA transfers.

In addition, timers can be used to trigger analog-to-digital conversions (ADC). The ADC trigger signals from all of the general-purpose timers are ORed together before reaching the ADC module, so only one timer should be used to trigger ADC events.


The GPT Module is one timing resource available on the Stellaris[®] microcontrollers. Other timer resources include the System Timer (SysTick) (see "System Timer (SysTick)" on page 71) and the PWM timer in the PWM module (see "PWM Timer" on page 843).

The General-Purpose Timer Module (GPTM) contains four GPTM blocks with the following functional options:

- Count up or down
- 16- or 32-bit programmable one-shot timer
- 16- or 32-bit programmable periodic timer
- 16-bit general-purpose timer with an 8-bit prescaler
- 32-bit Real-Time Clock (RTC) when using an external 32.768-KHz clock as the input
- Eight Capture Compare PWM pins (CCP)
- Daisy chaining of timer modules to allow a single timer to initiate multiple timing events
- ADC event trigger
- User-enabled stalling when the controller asserts CPU Halt flag during debug (excluding RTC mode)
- 16-bit input-edge count- or time-capture modes
- 16-bit PWM mode with software-programmable output inversion of the PWM signal
- Ability to determine the elapsed time between the assertion of the timer interrupt and entry into the interrupt service routine.
- Efficient transfers using Micro Direct Memory Access Controller (µDMA)
 - Dedicated channel for each timer
 - Burst request generated on timer interrupt

11.1 Block Diagram

Figure 11-1. GPTM Module Block Diagram



Note: In Figure 11-1 on page 362, the specific Capture Compare PWM (CCP) pins available depend on the Stellaris[®] device. See Table 11-1 on page 362 for the available CCP pins and their timer assignments

Table 11-1. Available CCP Pins

| Timer | 16-Bit Up/Down Counter | Even CCP Pin | Odd CCP Pin |
|---------|------------------------|--------------|-------------|
| Timer 0 | Timer A | CCP0 | - |
| | Timer B | - | CCP1 |
| Timer 1 | Timer A | CCP2 | - |
| | Timer B | - | CCP3 |
| Timer 2 | Timer A | CCP4 | - |
| | Timer B | - | CCP5 |
| Timer 3 | Timer A | CCP6 | - |
| | Timer B | - | CCP7 |

11.2 Signal Description

Table 11-2 on page 363 lists the external signals of the GP Timer module and describes the function of each. The GP Timer signals are alternate functions for some GPIO signals and default to be GPIO signals at reset. The column in the table below titled "Pin Mux/Pin Assignment" lists the possible GPIO pin placements for these GP Timer signals. The AFSEL bit in the **GPIO Alternate Function Select (GPIOAFSEL)** register (page 330) should be set to choose the GP Timer function.

The number in parentheses is the encoding that must be programmed into the PMCn field in the **GPIO Port Control (GPIOPCTL)** register (page 347) to assign the GP Timer signal to the specified GPIO port pin. For more information on configuring GPIOs, see "General-Purpose Input/Outputs (GPIOs)" on page 308.

Table 11-2. Signals for General-Purpose Timers

| Pin Name | Pin Number | Pin Mux / Pin Assignment | Pin Type | Buffer Type ^a | Description |
|----------|-------------------------------------|--|----------|--------------------------|------------------------|
| CCP0 | 15 16 41 47 57 64 | PC6 (6) PC7 (4) PB0 (1) PB2 (5) PB5 (4) PD3 (4) | I/O | TTL | Capture/Compare/PWM 0. |
| CCP1 | 1 11 14 25 42 56 | PE3 (1) PC4 (9) PC5 (1) PA6 (2) PB1 (4) PB6 (1) | I/O | TTL | Capture/Compare/PWM 1. |
| CCP2 | 2 5 8 11 42 57 62 | PE2 (5) PE1 (4) PE4 (6) PC4 (5) PB1 (1) PB5 (6) PD1 (10) | I/O | TTL | Capture/Compare/PWM 2. |
| CCP3 | 6 8 14 15 26 47 | PE0 (3) PE4 (1) PC5 (5) PC6 (1) PA7 (7) PB2 (4) | I/O | TTL | Capture/Compare/PWM 3. |
| CCP4 | 2 11 16 26 | PE2 (1) PC4 (6) PC7 (1) PA7 (2) | I/O | TTL | Capture/Compare/PWM 4. |
| CCP5 | 11 56 57 63 | PC4 (1) PB6 (6) PB5 (2) PD2 (4) | I/O | TTL | Capture/Compare/PWM 5. |
| CCP6 | 5 57 61 63 | PE1 (5) PB5 (3) PD0 (6) PD2 (2) | I/O | TTL | Capture/Compare/PWM 6. |
| CCP7 | 1 56 62 64 | PE3 (5) PB6 (2) PD1 (6) PD3 (2) | I/O | TTL | Capture/Compare/PWM 7. |

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

11.3 Functional Description

The main components of each GPTM block are two free-running 16-bit up/down counters (referred to as Timer A and Timer B), two 16-bit match registers, 2 16-bit shadow registers, and two 16-bit

load/initialization registers and their associated control functions. The exact functionality of each GPTM is controlled by software and configured through the register interface.

Software configures the GPTM using the **GPTM Configuration (GPTMCFG)** register (see page 376), the **GPTM Timer A Mode (GPTMTAMR)** register (see page 377), and the **GPTM Timer B Mode (GPTMTBMR)** register (see page 379). When in one of the 32-bit modes, the timer can only act as a 32-bit timer. However, when configured in 16-bit mode, the GPTM can have its two 16-bit timers configured in any combination of the 16-bit modes.

11.3.1 GPTM Reset Conditions

After reset has been applied to the GPTM module, the module is in an inactive state, and all control registers are cleared and in their default states. Counters Timer A and Timer B are initialized to 0xFFFF, along with their corresponding load registers: the GPTM Timer A Interval Load (GPTMTBILR) register (see page 394) and the GPTM Timer B Interval Load (GPTMTBILR) register (see page 395) and shadow registers: the GPTM Timer A Value (GPTMTAV) register (see page 402) and the GPTM Timer B Value (GPTMTBV) register (see page 403). The prescale counters are initialized to 0x00: the GPTM Timer A Prescale (GPTMTAPR) register (see page 398) and the GPTM Timer B Prescale (GPTMTBPR) register (see page 399).

11.3.2 32-Bit Timer Operating Modes

This section describes the three GPTM 32-bit timer modes (One-Shot, Periodic, and RTC) and their configurations.

The GPTM is placed into 32-bit mode by writing a 0x0 (One-Shot/Periodic 32-bit timer mode) or a 0x1 (RTC mode) to the GPTMCFG bit field in the **GPTM Configuration (GPTMCFG)** register. In both configurations, certain GPTM registers are concatenated to form pseudo 32-bit registers. These registers include:

- GPTM Timer A Interval Load (GPTMTAILR) register [15:0], see page 394
- GPTM Timer B Interval Load (GPTMTBILR) register [15:0], see page 395
- GPTM Timer A (GPTMTAR) register [15:0], see page 400
- GPTM Timer B (GPTMTBR) register [15:0], see page 401
- GPTM Timer A Value (GPTMTAV) register [15:0], see page 402
- GPTM Timer B Value (GPTMTBV) register [15:0], see page 403

In the 32-bit modes, the GPTM translates a 32-bit write access to **GPTMTAILR** into a write access to both **GPTMTAILR** and **GPTMTBILR**. The resulting word ordering for such a write operation is:

```
GPTMTBILR[15:0]:GPTMTAILR[15:0]
```

Likewise, a 32-bit read access to **GPTMTAR** returns the value:

```
GPTMTBR[15:0]:GPTMTAR[15:0]
```

A 32-bit read access to **GPTMTAV** returns the value:

```
GPTMTBV[15:0]:GPTMTAV[15:0]
```

11.3.2.1 32-Bit One-Shot/Periodic Timer Mode

In 32-bit one-shot and periodic timer modes, the concatenated versions of the Timer A and Timer B registers are configured as a 32-bit up or down counter. The selection of one-shot or periodic mode is determined by the value written to the TAMR field of the **GPTM Timer A Mode (GPTMTAMR)** register (see page 377); there is no need to write to the **GPTM Timer B Mode (GPTMTBMR)** register.

When software sets the TAEN bit in the **GPTM Control (GPTMCTL)** register (see page 381), the timer begins counting up or down from its preloaded value. Alternatively, if the TnWOT bit is set in the **GPTMTnMR** register, once the TnEN bit is set, the timer waits for a trigger to begin counting (see "Wait-for-Trigger Mode" on page 370).

Once the time-out event (0x0000.0000 when counting down, 0xFFF.FFFF when counting up) is reached, the timer reloads its start value from the concatenated **GPTMTAILR** on the next cycle. If configured to be a one-shot timer, the timer stops counting and clears the TAEN bit in the **GPTMCTL** register. If configured as a periodic timer, it continues counting. If the TnSNAPS bit in the **GPTMTnMR** register is set, the actual free-running value of the timer at the time-out event is loaded into the **GPTMTAR** register. In this manner, software can determine the time elapsed from the interrupt assertion to the ISR entry.

In addition to reloading the count value, the GPTM generates interrupts and triggers when it reaches the time-out event. The GPTM sets the TATORIS bit in the GPTM Raw Interrupt Status (GPTMRIS) register (see page 386), and holds it until it is cleared by writing the GPTM Interrupt Clear (GPTMICR) register (see page 392). If the time-out interrupt is enabled in the GPTM Interrupt Mask (GPTIMR) register (see page 384), the GPTM also sets the TATOMIS bit in the GPTM Masked Interrupt Status (GPTMMIS) register (see page 389). By setting the TAMIE bit in the GPTMTAMR register, an interrupt can also be generated when the Timer A value equals the value loaded into the GPTM Timer A Match (GPTMTAMATCH) register. This interrupt has the same status, masking, and clearing functions as the time-out interrupt. The ADC trigger is enabled by setting the TAOTE bit in GPTMCTL. The μ DMA trigger is enabled by configuring and enabling the appropriate μ DMA channel. See "Channel Configuration" on page 254.

If software reloads the **GPTMTAILR** register while the counter is running, the counter loads the new value on the next clock cycle and continues counting from the new value.

If the TASTALL bit in the **GPTMCTL** register is set, the timer freezes counting until the bit is cleared.

11.3.2.2 32-Bit Real-Time Clock Timer Mode

In Real-Time Clock (RTC) mode, the concatenated versions of the Timer A and Timer B registers are configured as a 32-bit up-counter. When RTC mode is selected for the first time after reset, the counter is loaded with a value of 0x0000.0001. All subsequent load values must be written to the **GPTM Timer A Interval Load (GPTMTAILR)** register (see page 394).

The input clock on the CCP0, CCP2, or CCP4 signal is required to be 32.768 KHz in RTC mode. The clock signal is then divided down to a 1-Hz rate and is passed along to the input of the 32-bit counter.

When software writes the TAEN bit in the **GPTMCTL** register, the counter starts counting up from its preloaded value of 0x0000.0001. When the current count value matches the preloaded value in the **GPTMTAMATCHR** register, the GPTM asserts the RTCRIS bit in **GPTMRIS** and continues counting until either a hardware reset, or it is disabled by software (clearing the TAEN bit). If the RTC interrupt is enabled in **GPTIMR**, the GPTM also sets the RTCMIS bit in **GPTMISR** and generates a controller interrupt. The status flags are cleared by writing the RTCCINT bit in **GPTMICR**.

In addition to generating interrupts, a μ DMA trigger can be generated. The μ DMA trigger is enabled by configuring and enabling the appropriate μ DMA channel. See "Channel Configuration" on page 254.

If the TASTALL and/or TBSTALL bits in the **GPTMCTL** register are set, the timer does not freeze if the RTCEN bit is set in **GPTMCTL**.

11.3.3 16-Bit Timer Operating Modes

The GPTM is placed into global 16-bit mode by writing a value of 0x4 to the **GPTM Configuration** (**GPTMCFG**) register (see page 376). This section describes each of the GPTM 16-bit modes of operation. Timer A and Timer B have identical modes, so a single description is given using an **n** to reference both.

11.3.3.1 16-Bit One-Shot/Periodic Timer Mode

In 16-bit one-shot and periodic timer modes, the timer is configured as a 16-bit up or down-counter with an optional 8-bit prescaler that effectively extends the counting range of the timer to 24 bits. The selection of one-shot or periodic mode is determined by the value written to the TnMR field of the **GPTMTnMR** register. The optional prescaler is loaded into the **GPTM Timer n Prescale** (**GPTMTnPR**) register.

When software sets the TnEN bit in the **GPTMCTL** register, the timer begins counting up or down from its preloaded value. Alternatively, if the TnWOT bit is set in the **GPTMTnMR** register, once the TnEN bit is set, the timer waits for a trigger to begin counting (see "Wait-for-Trigger Mode" on page 370).

Once the time-out event (0x0000 when counting down, 0xFFFF when counting up) is reached, the timer reloads its start value from **GPTMTnILR** and **GPTMTnPR** on the next cycle. If configured to be a one-shot timer, the timer stops counting and clears the TnEN bit in the **GPTMCTL** register. If configured as a periodic timer, it continues counting. If the TnSNAPS bit in the **GPTMTnMR** register is set, the actual free-running value of the timer at the time-out event is loaded into the **GPTMTAR** register. In this manner, software can determine the time elapsed from the interrupt assertion to the ISR entry.

In addition to reloading the count value, the timer generates interrupts and triggers when it reaches the time-out event. The GPTM sets the $\mathtt{TnTORIS}$ bit in the **GPTMRIS** register, and holds it until it is cleared by writing the **GPTMICR** register. If the time-out interrupt is enabled in **GPTIMR**, the GPTM also sets the $\mathtt{TnTOMIS}$ bit in **GPTMISR** and generates a controller interrupt. By setting the \mathtt{TnMIE} bit in the **GPTMTnMR** register, an interrupt can also be generated when the timer value equals the value loaded into the **GPTM Timer n Match (GPTMTnMATCH)** register. This interrupt has the same status, masking, and clearing functions as the time-out interrupt. The ADC trigger is enabled by setting the \mathtt{TnOTE} bit in the **GPTMCTL** register. The μ DMA trigger is enabled by configuring and enabling the appropriate μ DMA channel. See "Channel Configuration" on page 254.

If software reloads the **GPTMTAILR** register while the counter is running, the counter loads the new value on the next clock cycle and continues counting from the new value.

If the TnSTALL bit in the GPTMCTL register is set, the timer freezes counting until the bit is cleared.

The following example shows a variety of configurations for a 16-bit free-running timer while using the prescaler. All values assume an 80-MHz clock with Tc=12.5 ns (clock period).

Table 11-3. 16-Bit Timer With Prescaler Configurations

| Prescale | #Clock (Tc) ^a | Max Time | Units |
|----------|--------------------------|----------|-------|
| 00000000 | 1 | 0.8192 | mS |
| 0000001 | 2 | 1.6385 | mS |
| 0000010 | 3 | 2.4576 | mS |
| | | | |

Table 11-3. 16-Bit Timer With Prescaler Configurations (continued)

| Prescale | #Clock (Tc) ^a | Max Time | Units |
|----------|--------------------------|----------|-------|
| 11111100 | 254 | 208.0768 | mS |
| 11111110 | 255 | 208.896 | mS |
| 11111111 | 256 | 209.7152 | mS |

a. Tc is the clock period.

11.3.3.2 16-Bit Input Edge-Count Mode

Note: For rising-edge detection, the input signal must be High for at least two system clock periods following the rising edge. Similarly, for falling-edge detection, the input signal must be Low for at least two system clock periods following the falling edge. Based on this criteria, the maximum input frequency for edge detection is 1/4 of the system frequency.

In Edge-Count mode, the timer is configured as a 16-bit down-counter with an optional 8-bit prescaler that effectively extends the counting range of the timer to 24 bits. In this mode, the timer is capable of capturing three types of events: rising edge, falling edge, or both. To place the timer in Edge-Count mode, the TnCMR bit of the GPTMTnMR register must be cleared. The type of edge that the timer counts is determined by the TnEVENT fields of the GPTMCTL register. During initialization, the GPTM Timer n Match (GPTMTnMATCHR) register is configured so that the difference between the value in the GPTMTnILR register and the GPTMTnMATCHR register equals the number of edge events that must be counted. The optional prescaler is loaded into the GPTM Timer n Prescale (GPTMTnPR) register.

When software writes the TnEN bit in the **GPTM Control (GPTMCTL)** register, the timer is enabled for event capture. Each input event on the CCP pin decrements the counter by 1 until the event count matches **GPTMTnMATCHR**. When the counts match, the GPTM asserts the CnMRIS bit in the **GPTMRIS** register (and the CnMMIS bit, if the interrupt is not masked).

In addition to generating interrupts, a μ DMA trigger can be generated. The μ DMA trigger is enabled by configuring and enabling the appropriate μ DMA channel. See "Channel Configuration" on page 254.

The counter is then reloaded using the value in **GPTMTnILR**, and stopped because the GPTM automatically clears the \mathtt{TnEN} bit in the **GPTMCTL** register. Once the event count has been reached, all further events are ignored until \mathtt{TnEN} is re-enabled by software. The **GPTMTnV** contains the free-running timer value and can be read to determine the time that elapsed between the interrupt assertion and the entry into the ISR.

Figure 11-2 on page 368 shows how Input Edge-Count mode works. In this case, the timer start value is set to **GPTMnILR** =0x000A and the match value is set to **GPTMnMATCHR** =0x0006 so that four edge events are counted. The counter is configured to detect both edges of the input signal.

Note that the last two edges are not counted since the timer automatically clears the \mathtt{TnEN} bit after the current count matches the value in the **GPTMnMR** register.




Figure 11-2. 16-Bit Input Edge-Count Mode Example

11.3.3.3 16-Bit Input Edge-Time Mode

Note: For rising-edge detection, the input signal must be High for at least two system clock periods following the rising edge. Similarly, for falling edge detection, the input signal must be Low for at least two system clock periods following the falling edge. Based on this criteria, the maximum input frequency for edge detection is 1/4 of the system frequency.

In Edge-Time mode, the timer is configured as a 16-bit free-running down-counter with an optional 8-bit prescaler that effectively extends the counting range of the timer to 24 bits. In this mode, the timer is initialized to the value loaded in the **GPTMTnILR** register (or 0xFFFF at reset). This mode allows for event capture of either rising or falling edges, but not both. The timer is placed into Edge-Time mode by setting the TnCMR bit in the **GPTMTnMR** register, and the type of event that the timer captures is determined by the TnEVENT fields of the **GPTMCnTL** register. The optional prescaler is loaded into the **GPTM Timer n Prescale (GPTMTnPR)** register.

When software writes the TnEN bit in the **GPTMCTL** register, the timer is enabled for event capture. When the selected input event is detected, the current Tn counter value is captured in the **GPTMTnR** register and is available to be read by the microcontroller. The GPTM then asserts the CnERIS bit (and the CnEMIS bit, if the interrupt is not masked). The **GPTMTnV** is the free-running value of the timer and can be read to determine the time that elapsed between the interrupt assertion and the entry into the ISR.

In addition to generating interrupts, a μ DMA trigger can be generated. The μ DMA trigger is enabled by configuring and enabling the appropriate μ DMA channel. See "Channel Configuration" on page 254.

After an event has been captured, the timer does not stop counting. It continues to count until the ${\tt TnEN}$ bit is cleared. When the timer reaches the 0x0000 state, it is reloaded with the value from the **GPTMnILR** register.

Figure 11-3 on page 369 shows how input edge timing mode works. In the diagram, it is assumed that the start value of the timer is the default value of 0xFFFF, and the timer is configured to capture rising edge events.

Each time a rising edge event is detected, the current count value is loaded into the **GPTMTnR** register, and is held there until another rising edge is detected (at which point the new count value is loaded into **GPTMTnR**).




Figure 11-3. 16-Bit Input Edge-Time Mode Example

11.3.3.4 16-Bit PWM Mode

Input Signal

Note: The prescaler is not available in 16-Bit PWM mode.

The GPTM supports a simple PWM generation mode. In PWM mode, the timer is configured as a down-counter with a start value (and thus period) defined by **GPTMTnILR**. PWM mode is enabled with the **GPTMTnMR** register by setting the TnAMS bit to 0x1, the TnCMR bit to 0x0, and the TnMR field to 0x2.

When software writes the TnEN bit in the **GPTMCTL** register, the counter begins counting down until it reaches the 0x0000 state. On the next counter cycle, the counter reloads its start value from **GPTMTnILR** and continues counting until disabled by software clearing the TnEN bit in the **GPTMCTL** register. No interrupts or status bits are asserted in PWM mode.

The output PWM signal asserts when the counter is at the value of the **GPTMTnILR** register (its start state), and is deasserted when the counter value equals the value in the **GPTM Timer n Match Register (GPTMnMATCHR)**. Software has the capability of inverting the output PWM signal by setting the TnPWML bit in the **GPTMCTL** register.

Figure 11-4 on page 370 shows how to generate an output PWM with a 1-ms period and a 66% duty cycle assuming a 50-MHz input clock and **TnPWML** =0 (duty cycle would be 33% for the **TnPWML** =1 configuration). For this example, the start value is **GPTMnIRL**=0xC350 and the match value is **GPTMnMR**=0x411A.




Figure 11-4. 16-Bit PWM Mode Example

11.3.3.5 Wait-for-Trigger Mode

The Wait-for-Trigger mode allows daisy chaining of the timer modules such that once configured, a single timer can initiate mulitple timing events using the Timer triggers. Wait-for-Trigger mode is enabled by setting the Timeoff bit in the **GPTMTnMR** register. When the Timeoff bit is set, Timer N+1 does not begin counting until the timer in the previous position in the daisy chain (Timer N) reaches its time-out event. The daisy chain is configured such that GPTM1 always follows GPTM0, GPTM2 follows GPTM1, and so on. If Timer A is in 32-bit mode (controlled by the GPTMCFG bit in the **GPTMCFG** register), it triggers Timer A in the next module. If Timer A is in 16-bit mode, it triggers Timer B in the same module, and Timer B triggers Timer A in the next module. Care must be taken that the TAWOT bit is never set in GPTM0. Figure 11-5 on page 370 shows how the GPTMCFG bit affects the daisy chain. This function is valid for both one-shot and periodic modes.

GP Timer N+1

Timer B

Timer A ADC Trigger

Timer A ADC Trigger

Timer B

Timer B

Timer B

Timer B

Timer B

Timer B ADC Trigger

Timer B

Timer A ADC Trigger

Timer A ADC Trigger

Figure 11-5. Timer Daisy Chain

11.3.4 DMA Operation

The timers each have a dedicated μ DMA channel and can provide a request signal to the μ DMA controller. The request is a burst type and occurs whenever a timer raw interrupt condition occurs. The arbitration size of the μ DMA transfer should be set to the amount of data that should be transferred whenever a timer event occurs.

For example, to transfer 256 items, 8 items at a time every 10 ms, configure a timer to generate a periodic timeout at 10 ms. Configure the μ DMA transfer for a total of 256 items, with a burst size of 8 items. Each time the timer times out, the μ DMA controller transfers 8 items, until all 256 items have been transferred.

No other special steps are needed to enable Timers for μDMA operation. Refer to "Micro Direct Memory Access (μDMA)" on page 250 for more details about programming the μDMA controller.

11.4 Initialization and Configuration

To use the general-purpose timers, the peripheral clock must be enabled by setting the TIMERO, TIMER1, TIMER2, and TIMER3 bits in the **RCGC1** register (see page 169). If using any CCP pins, the clock to the appropriate GPIO module must be enabled via the **RCGC2** register in the System Control module (see page 178). To find out which GPIO port to enable, refer to Table 23-4 on page 947. Configure the PMCn fields in the **GPIOPCTL** register to assign the CCP signals to the appropriate pins (see page 347 and Table 23-5 on page 952).

This section shows module initialization and configuration examples for each of the supported timer modes.

11.4.1 32-Bit One-Shot/Periodic Timer Mode

The GPTM is configured for 32-bit One-Shot and Periodic modes by the following sequence:

- 1. Ensure the timer is disabled (the TAEN bit in the **GPTMCTL** register is cleared) before making any changes.
- 2. Write the GPTM Configuration Register (GPTMCFG) with a value of 0x0000.0000.
- 3. Configure the TAMR field in the GPTM Timer A Mode Register (GPTMTAMR):
 - a. Write a value of 0x1 for One-Shot mode.
 - **b.** Write a value of 0x2 for Periodic mode.
- **4.** Optionally configure the TASNAPS, TAWOT, TAMTE, and TACDIR bits in the **GPTMTAMR** register to select whether to capture the value of the free-running timer at time-out, use an external trigger to start counting, configure an additional trigger or interrupt, and count up or down.
- 5. Load the start value into the GPTM Timer A Interval Load Register (GPTMTAILR).
- 6. If interrupts are required, set the appropriate bits in the **GPTM Interrupt Mask Register** (**GPTMIMR**).
- 7. Set the TAEN bit in the **GPTMCTL** register to enable the timer and start counting.
- 8. Poll the **GPTMRIS** register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the appropriate bit of the **GPTM Interrupt Clear Register (GPTMICR)**.

If the TAMIE bit in the **GPTMTAMR** register is set, the RTCRIS bit in the **GPTMRIS** register is set, and the timer continues counting. In One-Shot mode, the timer stops counting after the time-out event. To re-enable the timer, repeat the sequence. A timer configured in Periodic mode reloads the timer and continues counting after the time-out event.

11.4.2 32-Bit Real-Time Clock (RTC) Mode

To use the RTC mode, the timer must have a 32.768-KHz input signal on the CCP0, CCP2, or CCP4 signal. To enable the RTC feature, follow these steps:

- 1. Ensure the timer is disabled (the TAEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration Register (GPTMCFG) with a value of 0x0000.0001.
- 3. Write the match value to the GPTM Timer A Match Register (GPTMTAMATCHR).
- 4. Set/clear the RTCEN bit in the GPTM Control Register (GPTMCTL) as needed.
- 5. If interrupts are required, set the RTCIM bit in the GPTM Interrupt Mask Register (GPTMIMR).
- 6. Set the TAEN bit in the **GPTMCTL** register to enable the timer and start counting.

When the timer count equals the value in the **GPTMTAMATCHR** register, the counter is re-loaded with 0x0000.0000 and begins counting. If an interrupt is enabled, it does not have to be cleared.

11.4.3 16-Bit One-Shot/Periodic Timer Mode

A timer is configured for 16-bit One-Shot and Periodic modes by the following sequence:

- 1. Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the **GPTM Configuration Register (GPTMCFG)** with a value of 0x0000.0004.
- 3. Set the TnMR field in the **GPTM Timer Mode (GPTMTnMR)** register:
 - a. Write a value of 0x1 for One-Shot mode.
 - **b.** Write a value of 0x2 for Periodic mode.
- **4.** Optionally configure the TnSNAPS, TnWOT, TnMTE and TnCDIR bits in the **GPTMTnMR** register to select whether to capture the value of the free-running timer at time-out, use an external trigger to start counting, configure an additional trigger or interrupt, and count up or down.
- 5. If a prescaler is to be used, write the prescale value to the GPTM Timer n Prescale Register (GPTMTnPR).
- 6. Load the start value into the GPTM Timer Interval Load Register (GPTMTnlLR).
- If interrupts are required, set the appropriate bit in the GPTM Interrupt Mask Register (GPTMIMR).
- 8. Set the TnEN bit in the **GPTM Control Register (GPTMCTL)** to enable the timer and start counting.

 Poll the GPTMRIS register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 the appropriate bit of the GPTM Interrupt Clear Register (GPTMICR).

If the TnMIE bit in the **GPTMTnMR** register is set, the RTCRIS bit in the **GPTMRIS** register is set, and the timer continues counting. In One-Shot mode, the timer stops counting after the time-out event. To re-enable the timer, repeat the sequence. A timer configured in Periodic mode reloads the timer and continues counting after the time-out event.

11.4.4 16-Bit Input Edge-Count Mode

A timer is configured to Input Edge-Count mode by the following sequence:

- 1. Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the **GPTM Configuration (GPTMCFG)** register with a value of 0x0000.0004.
- 3. In the GPTM Timer Mode (GPTMTnMR) register, write the TnCMR field to 0x0 and the TnMR field to 0x3.
- **4.** Configure the type of event(s) that the timer captures by writing the Tnevent field of the **GPTM Control (GPTMCTL)** register.
- 5. If a prescaler is to be used, write the prescale value to the GPTM Timer n Prescale Register (GPTMTnPR).
- 6. Load the timer start value into the GPTM Timer n Interval Load (GPTMTnILR) register.
- 7. Load the event count into the GPTM Timer n Match (GPTMTnMATCHR) register.
- 8. If interrupts are required, set the CnMIM bit in the GPTM Interrupt Mask (GPTMIMR) register.
- 9. Set the TnEN bit in the GPTMCTL register to enable the timer and begin waiting for edge events.
- 10. Poll the CnMRIS bit in the GPTMRIS register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the CnMCINT bit of the GPTM Interrupt Clear (GPTMICR) register.

In Input Edge-Count Mode, the timer stops after the programmed number of edge events has been detected. To re-enable the timer, ensure that the TnEN bit is cleared and repeat step 4 on page 373 through step 9 on page 373.

11.4.5 16-Bit Input Edge Timing Mode

A timer is configured to Input Edge Timing mode by the following sequence:

- 1. Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the **GPTM Configuration (GPTMCFG)** register with a value of 0x0000.0004.
- 3. In the GPTM Timer Mode (GPTMTnMR) register, write the TnCMR field to 0x1 and the TnMR field to 0x3.
- **4.** Configure the type of event that the timer captures by writing the Tnevent field of the **GPTM Control (GPTMCTL)** register.

- 5. If a prescaler is to be used, write the prescale value to the GPTM Timer n Prescale Register (GPTMTnPR).
- 6. Load the timer start value into the GPTM Timer n Interval Load (GPTMTnILR) register.
- 7. If interrupts are required, set the CnEIM bit in the GPTM Interrupt Mask (GPTMIMR) register.
- 8. Set the TnEN bit in the **GPTM Control (GPTMCTL)** register to enable the timer and start counting.
- 9. Poll the Cners bit in the GPTMRIS register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the Cnecint bit of the GPTM Interrupt Clear (GPTMICR) register. The time at which the event happened can be obtained by reading the GPTM Timer n (GPTMTnR) register.

In Input Edge Timing mode, the timer continues running after an edge event has been detected, but the timer interval can be changed at any time by writing the **GPTMTnILR** register. The change takes effect at the next cycle after the write.

11.4.6 16-Bit PWM Mode

A timer is configured to PWM mode using the following sequence:

- **1.** Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the **GPTM Configuration (GPTMCFG)** register with a value of 0x0000.0004.
- 3. In the **GPTM Timer Mode (GPTMTnMR)** register, set the TnAMS bit to 0x1, the TnCMR bit to 0x0, and the TnMR field to 0x2.
- **4.** Configure the output state of the PWM signal (whether or not it is inverted) in the Thevent field of the **GPTM Control (GPTMCTL)** register.
- 5. Load the timer start value into the GPTM Timer n Interval Load (GPTMTnILR) register.
- 6. Load the GPTM Timer n Match (GPTMTnMATCHR) register with the match value.
- 7. Set the TnEN bit in the **GPTM Control (GPTMCTL)** register to enable the timer and begin generation of the output PWM signal.

In PWM Timing mode, the timer continues running after the PWM signal has been generated. The PWM period can be adjusted at any time by writing the **GPTMTnILR** register, and the change takes effect at the next cycle after the write.

11.5 Register Map

Table 11-4 on page 375 lists the GPTM registers. The offset listed is a hexadecimal increment to the register's address, relative to that timer's base address:

- Timer0: 0x4003.0000
- Timer1: 0x4003.1000
- Timer2: 0x4003.2000
- Timer3: 0x4003.3000

Note that the GP Timer module clock must be enabled before the registers can be programmed (see page 169).

Table 11-4. Timers Register Map

| Offset | Name | Туре | Reset | Description | See page |
|--------|--------------|------|-------------|------------------------------|-------------|
| 0x000 | GPTMCFG | R/W | 0x0000.0000 | GPTM Configuration | 376 |
| 0x004 | GPTMTAMR | R/W | 0x0000.0000 | GPTM Timer A Mode | 377 |
| 0x008 | GPTMTBMR | R/W | 0x0000.0000 | GPTM Timer B Mode | 379 |
| 0x00C | GPTMCTL | R/W | 0x0000.0000 | GPTM Control | 381 |
| 0x018 | GPTMIMR | R/W | 0x0000.0000 | GPTM Interrupt Mask | 384 |
| 0x01C | GPTMRIS | RO | 0x0000.0000 | GPTM Raw Interrupt Status | 386 |
| 0x020 | GPTMMIS | RO | 0x0000.0000 | GPTM Masked Interrupt Status | 389 |
| 0x024 | GPTMICR | W1C | 0x0000.0000 | GPTM Interrupt Clear | 392 |
| 0x028 | GPTMTAILR | R/W | 0xFFFF.FFFF | GPTM Timer A Interval Load | 394 |
| 0x02C | GPTMTBILR | R/W | 0x0000.FFFF | GPTM Timer B Interval Load | 395 |
| 0x030 | GPTMTAMATCHR | R/W | 0xFFFF.FFFF | GPTM Timer A Match | 396 |
| 0x034 | GPTMTBMATCHR | R/W | 0x0000.FFFF | GPTM Timer B Match | 397 |
| 0x038 | GPTMTAPR | R/W | 0x0000.0000 | GPTM Timer A Prescale | 398 |
| 0x03C | GPTMTBPR | R/W | 0x0000.0000 | GPTM Timer B Prescale | 399 |
| 0x048 | GPTMTAR | RO | 0xFFFF.FFFF | GPTM Timer A | 400 |
| 0x04C | GPTMTBR | RO | 0x0000.FFFF | GPTM Timer B | 401 |
| 0x050 | GPTMTAV | RO | 0xFFFF.FFFF | GPTM Timer A Value | 402 |
| 0x054 | GPTMTBV | RO | 0x0000.FFFF | GPTM Timer B Value | 403 |

11.6 Register Descriptions

The remainder of this section lists and describes the GPTM registers, in numerical order by address offset.

Register 1: GPTM Configuration (GPTMCFG), offset 0x000


This register configures the global operation of the GPTM module. The value written to this register determines whether the GPTM is in 32- or 16-bit mode.

GPTM Configuration (GPTMCFG)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000

Offset 0x000

Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|------------|---|
| 31:3 | reserved | RO | 0x0000.000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 2:0 | GPTMCFG | R/W | 0x0 | GPTM Configuration |

The GPTMCFG values are defined as follows:

Value Description

0x0 32-bit timer configuration.

0x1 32-bit real-time clock (RTC) counter configuration.

0x2 Reserved

0x3 Reserved

0x4 16-bit timer configuration. The function is controlled by bits 1:0

of **GPTMTAMR** and **GPTMTBMR**.

Register 2: GPTM Timer A Mode (GPTMTAMR), offset 0x004

This register configures the GPTM based on the configuration selected in the **GPTMCFG** register. When in 16-bit PWM mode, set the TAAMS bit, clear the TACMR bit, and configure the TAMR field to 0x2.

In 16-bit timer configuration, TAMR controls the 16-bit timer modes for Timer A. In 32-bit timer configuration, this register controls the mode, and the contents of **GPTMTBMR** are ignored.

GPTM Timer A Mode (GPTMTAMR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000

Offset 0x004


6

TAWOT

R/W

0

Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-----------|---|
| 31:8 | reserved | RO | 0x0000.00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7 | TASNAPS | R/W | 0 | GPTM Timer A Snap-Shot Mode |
| | | | | Value Description |
| | | | | 0 Snap-shot mode is disabled. |
| | | | | 1 If Timer A is configured in the periodic mode, the actual free-running value of Timer A is loaded at the time-out event into the GPTM Timer A (GPTMTAR) register. |
| | | | | |

Value Description

GPTM Timer A Wait-on-Trigger

- 0 Timer A begins counting as soon as it is enabled.
- 1 If Timer A is enabled (TAEN is set in the **GPTMCTL** register), Timer A does not begin counting until it receives a trigger from the timer in the previous position in the daisy chain, see Figure 11-5 on page 370. This function is valid for both one-shot and periodic modes.

This bit must be clear for GP Timer Module 0, Timer A.

| Bit/Field | Name | Туре | Reset | Description |
|-----------|--------|------|-------|---|
| 5 | TAMIE | R/W | 0 | GPTM Timer A Match Interrupt Enable |
| | | | | Value Description |
| | | | | 0 The match interrupt is disabled. |
| | | | | An interrupt is generated when the match value in the GPTMTAMATCHR register is reached in the one-shot and periodic modes. |
| 4 | TACDIR | R/W | 0 | GPTM Timer A Count Direction |
| | | | | Value Description |
| | | | | 0 The timer counts down. |
| | | | | When in one-shot or periodic mode, the timer counts up. When counting up, the timer starts from a value of 0x0000. |
| 3 | TAAMS | R/W | 0 | GPTM Timer A Alternate Mode Select |
| | | | | The TAAMS values are defined as follows: |
| | | | | Value Description |
| | | | | 0 Capture mode is enabled. |
| | | | | 1 PWM mode is enabled. |
| | | | | Note: To enable PWM mode, you must also clear the TACMR bit and configure the TAMR field to 0x2. |
| 2 | TACMR | R/W | 0 | GPTM Timer A Capture Mode |
| | | | | The TACMR values are defined as follows: |
| | | | | Value Description |
| | | | | 0 Edge-Count mode |
| | | | | 1 Edge-Time mode |
| 1:0 | TAMR | R/W | 0x0 | GPTM Timer A Mode |
| | | | | The TAMR values are defined as follows: |
| | | | | Value Description |
| | | | | 0x0 Reserved |
| | | | | 0x1 One-Shot Timer mode |
| | | | | 0x2 Periodic Timer mode |
| | | | | 0x3 Capture mode |
| | | | | The Timer mode is based on the timer configuration defined by bits 2:0 in the GPTMCFG register (16-or 32-bit). |

Register 3: GPTM Timer B Mode (GPTMTBMR), offset 0x008

This register configures the GPTM based on the configuration selected in the **GPTMCFG** register. When in 16-bit PWM mode, set the TBAMS bit, clear the TBCMR bit, and configure the TBMR field to 0x2.

In 16-bit timer configuration, these bits control the 16-bit timer modes for Timer B. In 32-bit timer configuration, this register's contents are ignored, and **GPTMTAMR** is used.

GPTM Timer B Mode (GPTMTBMR)

Name

Type


Reset

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000

Offset 0x008

Bit/Field

Type R/W, reset 0x0000.0000



| 31:8 | reserved | RO | 0x0000.00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
|------|----------|-----|-----------|---|
| 7 | TBSNAPS | R/W | 0 | GPTM Timer B Snap-Shot Mode |
| | | | | Value Description |
| | | | | 0 Snap-shot mode is disabled. |
| | | | | 1 If Timer B is configured in the periodic mode, the actual free-running value of Timer B is loaded at the time-out event into the GPTM Timer B (GPTMTBR) register. |
| 6 | TBWOT | R/W | 0 | GPTM Timer B Wait-on-Trigger |

Description

Value Description

- 0 Timer B begins counting as soon as it is enabled.
- 1 If Timer B is enabled (TBEN is set in the **GPTMCTL** register), Timer B does not begin counting until it receives an it receives a trigger from the timer in the previous position in the daisy chain. See Figure 11-5 on page 370. This function is valid for both one-shot and periodic modes.

| Bit/Field | Name | Туре | Reset | Description |
|-----------|--------|------|-------|---|
| 5 | TBMIE | R/W | 0 | GPTM Timer B Match Interrupt Enable |
| | | | | Value Description |
| | | | | 0 The match interrupt is disabled. |
| | | | | An interrupt is generated when the match value in the GPTMTBMATCHR register is reached in the one-shot and periodic modes. |
| 4 | TBCDIR | R/W | 0 | GPTM Timer B Count Direction |
| | | | | Value Description |
| | | | | 0 The timer counts down. |
| | | | | When in one-shot or periodic mode, the timer counts up. When counting up, the timer starts from a value of 0x0000. |
| 3 | TBAMS | R/W | 0 | GPTM Timer B Alternate Mode Select |
| | | | | The TBAMS values are defined as follows: |
| | | | | Value Description |
| | | | | 0 Capture mode is enabled. |
| | | | | 1 PWM mode is enabled. |
| | | | | Note: To enable PWM mode, you must also clear the TBCMR bit and set the TBMR field to 0x2. |
| 2 | TBCMR | R/W | 0 | GPTM Timer B Capture Mode |
| | | | | The TBCMR values are defined as follows: |
| | | | | Value Description |
| | | | | 0 Edge-Count mode |
| | | | | 1 Edge-Time mode |
| 1:0 | TBMR | R/W | 0x0 | GPTM Timer B Mode |
| | | | | The TBMR values are defined as follows: |
| | | | | Value Description |
| | | | | 0x0 Reserved |
| | | | | 0x1 One-Shot Timer mode |
| | | | | 0x2 Periodic Timer mode |
| | | | | 0x3 Capture mode |
| | | | | The timer mode is based on the timer configuration defined by bits 2:0 in the GPTMCFG register. |

Register 4: GPTM Control (GPTMCTL), offset 0x00C

This register is used alongside the **GPTMCFG** and **GMTMTnMR** registers to fine-tune the timer configuration, and to enable other features such as timer stall and the output trigger. The output trigger can be used to initiate transfers on the ADC module.

GPTM Control (GPTMCTL)


Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000

12

reserved

RO

0



source with the EMn bit in the ADCEMUX register (see page 457).

Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be

preserved across a read-modify-write operation.

| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 11:10 | TBEVENT | R/W | 0x0 | GPTM Timer B Event Mode |
| | | | | The TBEVENT values are defined as follows: |
| | | | | Value Description |
| | | | | 0x0 Positive edge |
| | | | | 0x1 Negative edge |
| | | | | 0x2 Reserved |
| | | | | 0x3 Both edges |
| 9 | TBSTALL | R/W | 0 | GPTM Timer B Stall Enable |
| | | | | The TBSTALL values are defined as follows: |
| | | | | Value Description |
| | | | | 0 Timer B stalling is disabled. |
| | | | | 1 Timer B stalling is enabled. |
| 8 | TBEN | R/W | 0 | GPTM Timer B Enable |
| | | | | The TBEN values are defined as follows: |
| | | | | Value Description |
| | | | | 0 Timer B is disabled. |
| | | | | Timer B is enabled and begins counting or the capture logic is enabled based on the GPTMCFG register. |
| 7 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 6 | TAPWML | R/W | 0 | GPTM Timer A PWM Output Level |
| | | | | The TAPWML values are defined as follows: |
| | | | | Value Description |
| | | | | 0 Output is unaffected. |
| | | | | 1 Output is inverted. |
| 5 | TAOTE | R/W | 0 | GPTM Timer A Output Trigger Enable |
| | | | | The TAOTE values are defined as follows: |
| | | | | Value Description |
| | | | | 0 The output Timer A ADC trigger is disabled. |
| | | | | The output Timer A ADC trigger is enabled. |
| | | | | In addition, the ADC must be enabled and the timer selected as a trigger source with the \mathtt{EMn} bit in the ADCEMUX register (see page 457). |

382 October 09, 2009

Timer A is enabled and begins counting or the capture logic is enabled based on the **GPTMCFG** register.

| Bit/Field | Name | Туре | Reset | Description |
|-----------|---------|------|-------|--|
| 4 | RTCEN | R/W | 0 | GPTM RTC Enable |
| | | | | The RTCEN values are defined as follows: |
| | | | | Value Description |
| | | | | 0 RTC counting is disabled. |
| | | | | 1 RTC counting is enabled. |
| 3:2 | TAEVENT | R/W | 0x0 | GPTM Timer A Event Mode |
| | | | | The TAEVENT values are defined as follows: |
| | | | | Value Description |
| | | | | 0x0 Positive edge |
| | | | | 0x1 Negative edge |
| | | | | 0x2 Reserved |
| | | | | 0x3 Both edges |
| 1 | TASTALL | R/W | 0 | GPTM Timer A Stall Enable |
| | | | | The TASTALL values are defined as follows: |
| | | | | Value Description |
| | | | | 0 Timer A stalling is disabled. |
| | | | | 1 Timer A stalling is enabled. |
| 0 | TAEN | R/W | 0 | GPTM Timer A Enable |
| | | | | The TAEN values are defined as follows: |
| | | | | Value Description |
| | | | | 0 Timer A is disabled. |

October 09, 2009 383


Register 5: GPTM Interrupt Mask (GPTMIMR), offset 0x018

This register allows software to enable/disable GPTM controller-level interrupts. Setting a bit enables the corresponding interrupt, while clearing a bit disables it.

GPTM Interrupt Mask (GPTMIMR)

Timer0 base: 0x4003.0000
Timer1 base: 0x4003.1000
Timer2 base: 0x4003.2000
Timer3 base: 0x4003.3000
Offset 0x018

Type R/W, reset 0x0000.0000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|----------|---|
| 31:12 | reserved | RO | 0x0000.0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 11 | TBMIM | R/W | 0 | GPTM Timer B Mode Match Interrupt Mask |
| | | | | The TBMIM values are defined as follows: |
| | | | | Value Description |
| | | | | 0 Interrupt is disabled. |
| | | | | 1 Interrupt is enabled. |
| 10 | CBEIM | R/W | 0 | GPTM Capture B Event Interrupt Mask |
| | | | | The CBEIM values are defined as follows: |
| | | | | Value Description |
| | | | | 0 Interrupt is disabled. |
| | | | | 1 Interrupt is enabled. |
| 9 | CBMIM | R/W | 0 | GPTM Capture B Match Interrupt Mask |
| | | | | The CBMIM values are defined as follows: |
| | | | | Value Description |
| | | | | 0 Interrupt is disabled. |
| | | | | 1 Interrupt is enabled. |


| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 8 | ТВТОІМ | R/W | 0 | GPTM Timer B Time-Out Interrupt Mask |
| | | | | The TBTOIM values are defined as follows: |
| | | | | Value Description |
| | | | | 0 Interrupt is disabled. |
| | | | | 1 Interrupt is enabled. |
| 7:5 | reserved | RO | 0x0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 4 | TAMIM | R/W | 0 | GPTM Timer A Mode Match Interrupt Mask |
| | | | | The TAMIM values are defined as follows: |
| | | | | Value Description |
| | | | | 0 Interrupt is disabled. |
| | | | | 1 Interrupt is enabled. |
| 3 | RTCIM | R/W | 0 | GPTM RTC Interrupt Mask |
| | | | | The RTCIM values are defined as follows: |
| | | | | Value Description |
| | | | | 0 Interrupt is disabled. |
| | | | | 1 Interrupt is enabled. |
| 2 | CAEIM | R/W | 0 | GPTM Capture A Event Interrupt Mask |
| | | | | The CAEIM values are defined as follows: |
| | | | | Value Description |
| | | | | 0 Interrupt is disabled. |
| | | | | 1 Interrupt is enabled. |
| 1 | CAMIM | R/W | 0 | GPTM Capture A Match Interrupt Mask |
| | | | | The CAMIM values are defined as follows: |
| | | | | Value Description |
| | | | | 0 Interrupt is disabled. |
| | | | | 1 Interrupt is enabled. |
| 0 | TATOIM | R/W | 0 | GPTM Timer A Time-Out Interrupt Mask |
| | | | | The TATOIM values are defined as follows: |
| | | | | Value Description |
| | | | | 0 Interrupt is disabled. |
| | | | | 1 Interrupt is enabled. |

Register 6: GPTM Raw Interrupt Status (GPTMRIS), offset 0x01C

This register shows the state of the GPTM's internal interrupt signal. These bits are set whether or not the interrupt is masked in the **GPTMIMR** register. Each bit can be cleared by writing a 1 to its corresponding bit in **GPTMICR**.

GPTM Raw Interrupt Status (GPTMRIS)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 8 | TBTORIS | RO | 0 | GPTM Timer B Time-Out Raw Interrupt |
| | | | | Value Description |
| | | | | 1 Timer B has timed out. |
| | | | | 0 Timer B has not timed out. |
| | | | | This bit is cleared by writing a 1 to the ${\tt TBTOCINT}$ bit in the ${\bf GPTMICR}$ register. |
| 7:5 | reserved | RO | 0x0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 4 | TAMRIS | R/W | 0 | GPTM Timer A Mode Match Raw Interrupt |
| | | | | Value Description |
| | | | | The TAMIE bit is set in the GPTMTAMR register, and the match value in the GPTMTAMATCHR register has been reached when in the one-shot and periodic modes. |
| | | | | 0 The match value has not been reached. |
| | | | | This bit is cleared by writing a 1 to the TAMCINT bit in the GPTMICR register. |
| 3 | RTCRIS | RO | 0 | GPTM RTC Raw Interrupt |
| | | | | Value Description |
| | | | | 1 The RTC event has occurred. |
| | | | | 0 The RTC event has not occurred. |
| | | | | This bit is cleared by writing a 1 to the RTCCINT bit in the GPTMICR register. |
| 2 | CAERIS | RO | 0 | GPTM Capture A Event Raw Interrupt |
| | | | | Value Description |
| | | | | 1 The Capture A event has occurred. |
| | | | | The Capture A event has not occurred. |
| | | | | This bit is cleared by writing a 1 to the CAECINT bit in the GPTMICR register. |
| 1 | CAMRIS | RO | 0 | GPTM Capture A Match Raw Interrupt |
| | | | | Value Description |
| | | | | 1 The Capture A match has occurred. |
| | | | | 0 The Capture A match has not occurred. |
| | | | | This bit is cleared by writing a 1 to the CAMCINT bit in the GPTMICR register. |

| Bit/Field | Name | Type | Reset | Description | |
|-----------|---------|------|-------|---|--|
| 0 | TATORIS | RO | 0 | GPTM Timer A Time-Out Raw Interrupt | |
| | | | | Value Description 1 Timer A has timed out. 0 Timer A has not timed out. | |
| | | | | This bit is cleared by writing a 1 to the ${\tt TATOCINT}$ bit in the ${\bf GPTMICR}$ register. | |

Register 7: GPTM Masked Interrupt Status (GPTMMIS), offset 0x020


This register show the state of the GPTM's controller-level interrupt. If an interrupt is unmasked in **GPTMIMR**, and there is an event that causes the interrupt to be asserted, the corresponding bit is set in this register. All bits are cleared by writing a 1 to the corresponding bit in **GPTMICR**.

GPTM Masked Interrupt Status (GPTMMIS)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000

Offset 0x020

Type RO, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|----------|---|
| 31:12 | reserved | RO | 0x0000.0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 11 | TBMMIS | R/W | 0 | GPTM Timer B Mode Match Masked Interrupt |
| | | | | Value Description |
| | | | | An unmasked Timer B Mode Match interrupt has occurred. |
| | | | | 0 A Timer B Mode Match interrupt has not occurred or is masked. |
| | | | | This bit is cleared by writing a 1 to the ${\tt TBMCINT}$ bit in the ${\tt GPTMICR}$ register. |
| 10 | CBEMIS | RO | 0 | GPTM Capture B Event Masked Interrupt |

Value Description

- An unmasked Capture B event interrupt has occurred.
- O A Capture B event interrupt has not occurred or is masked.

This bit is cleared by writing a 1 to the ${\tt CBECINT}$ bit in the $\mbox{\bf GPTMICR}$ register.

| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 9 | CBMMIS | RO | 0 | GPTM Capture B Match Masked Interrupt |
| | | | | Value Description |
| | | | | An unmasked Capture B Match interrupt has occurred. |
| | | | | O A Capture B Mode Match interrupt has not occurred or is masked. |
| | | | | This bit is cleared by writing a 1 to the CBMCINT bit in the GPTMICR register. |
| 8 | TBTOMIS | RO | 0 | GPTM Timer B Time-Out Masked Interrupt |
| | | | | Value Description |
| | | | | An unmasked Timer B Time-Out interrupt has occurred. |
| | | | | 0 A Timer B Time-Out interrupt has not occurred or is masked. |
| | | | | This bit is cleared by writing a 1 to the ${\tt TBTOCINT}$ bit in the ${\bf GPTMICR}$ register. |
| 7:5 | reserved | RO | 0x0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 4 | TAMMIS | R/W | 0 | GPTM Timer A Mode Match Masked Interrupt |
| | | | | Value Description |
| | | | | An unmasked Timer A Mode Match interrupt has occurred. |
| | | | | 0 A Timer A Mode Match interrupt has not occurred or is masked. |
| | | | | This bit is cleared by writing a 1 to the TAMCINT bit in the GPTMICR register. |
| 3 | RTCMIS | RO | 0 | GPTM RTC Masked Interrupt |
| | | | | Value Description |
| | | | | An unmasked RTC event interrupt has occurred. |
| | | | | O An RTC event interrupt has not occurred or is masked. |
| | | | | This bit is cleared by writing a 1 to the RTCCINT bit in the GPTMICR register. |
| 2 | CAEMIS | RO | 0 | GPTM Capture A Event Masked Interrupt |
| | | | | Value Description |
| | | | | An unmasked Capture A event interrupt has occurred. |
| | | | | 0 A Capture A event interrupt has not occurred or is masked. |
| | | | | This bit is cleared by writing a 1 to the CAECINT bit in the GPTMICR register. |

| Bit/Field | Name | Туре | Reset | Description |
|-----------|---------|------|-------|--|
| 1 | CAMMIS | RO | 0 | GPTM Capture A Match Masked Interrupt |
| | | | | Value Description |
| | | | | An unmasked Capture A Match interrupt has occurred. |
| | | | | 0 A Capture A Mode Match interrupt has not occurred or is masked. |
| | | | | This bit is cleared by writing a 1 to the CAMCINT bit in the GPTMICR register. |
| 0 | TATOMIS | RO | 0 | GPTM Timer A Time-Out Masked Interrupt |
| | | | | Value Description |
| | | | | An unmasked Timer A Time-Out interrupt has occurred. |
| | | | | 0 A Timer A Time-Out interrupt has not occurred or is masked. |
| | | | | This bit is cleared by writing a 1 to the TATOCINT bit in the GPTMICR register. |

Register 8: GPTM Interrupt Clear (GPTMICR), offset 0x024


This register is used to clear the status bits in the **GPTMRIS** and **GPTMMIS** registers. Writing a 1 to a bit clears the corresponding bit in the **GPTMRIS** and **GPTMMIS** registers.

GPTM Interrupt Clear (GPTMICR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000

Offset 0x024

Type W1C, reset 0x0000.0000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|----------|---|
| 31:12 | reserved | RO | 0x0000.0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 11 | TBMCINT | W1C | 0 | GPTM Timer B Mode Match Interrupt Clear |
| | | | | Writing a 1 to this bit clears the TBMRIS bit in the GPTMRIS register and the TBMMIS bit in the GPTMMIS register. |
| 10 | CBECINT | W1C | 0 | GPTM Capture B Event Interrupt Clear |
| | | | | Writing a 1 to this bit clears the CBERIS bit in the GPTMRIS register and the CBEMIS bit in the GPTMMIS register. |
| 9 | CBMCINT | W1C | 0 | GPTM Capture B Match Interrupt Clear |
| | | | | Writing a 1 to this bit clears the CBMRIS bit in the GPTMRIS register and the CBMMIS bit in the GPTMMIS register. |
| 8 | TBTOCINT | W1C | 0 | GPTM Timer B Time-Out Interrupt Clear |
| | | | | Writing a 1 to this bit clears the TBTORIS bit in the GPTMRIS register and the TBTOMIS bit in the GPTMMIS register. |
| 7:5 | reserved | RO | 0x0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 4 | TAMCINT | W1C | 0 | GPTM Timer A Mode Match Interrupt Clear |
| | | | | Writing a 1 to this bit clears the TAMRIS bit in the GPTMRIS register and the TAMMIS bit in the GPTMMIS register. |
| 3 | RTCCINT | W1C | 0 | GPTM RTC Interrupt Clear |
| | | | | Writing a 1 to this bit clears the RTCRIS bit in the GPTMRIS register and the RTCMIS bit in the GPTMMIS register. |

| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 2 | CAECINT | W1C | 0 | GPTM Capture A Event Interrupt Clear |
| | | | | Writing a 1 to this bit clears the CAERIS bit in the GPTMRIS register and the CAEMIS bit in the GPTMMIS register. |
| 1 | CAMCINT | W1C | 0 | GPTM Capture A Match Interrupt Clear |
| | | | | Writing a 1 to this bit clears the CAMRIS bit in the GPTMRIS register and the CAMMIS bit in the GPTMMIS register. |
| 0 | TATOCINT | W1C | 0 | GPTM Timer A Time-Out Raw Interrupt |
| | | | | Writing a 1 to this bit clears the TATORIS bit in the GPTMRIS register and the TATOMIS bit in the GPTMMIS register. |

Register 9: GPTM Timer A Interval Load (GPTMTAILR), offset 0x028


This register is used to load the starting count value into the timer. When GPTM is configured to one of the 32-bit modes, **GPTMTAILR** appears as a 32-bit register (the upper 16-bits correspond to the contents of the **GPTM Timer B Interval Load (GPTMTBILR)** register). In 16-bit mode, the upper 16 bits of this register read as 0s and have no effect on the state of **GPTMTBILR**.

GPTM Timer A Interval Load (GPTMTAILR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000 Offset 0x028

Type R/W, reset 0xFFFF.FFF

Bit/Field



Description

| | | • • • | | · |
|-------|--------|-------|--------|--|
| 31:16 | TAILRH | R/W | 0xFFFF | GPTM Timer A Interval Load Register High |

Type

Reset

When configured for 32-bit mode via the **GPTMCFG** register, the **GPTM Timer B Interval Load (GPTMTBILR)** register loads this value on a write. A read returns the current value of **GPTMTBILR**.

In 16-bit mode, this field reads as 0 and does not have an effect on the state of **GPTMTBILR**.

15:0 TAILRL R/W 0xFFFF

Name

GPTM Timer A Interval Load Register Low

For both 16- and 32-bit modes, writing this field loads the counter for Timer A. A read returns the current value of **GPTMTAILR**.

Register 10: GPTM Timer B Interval Load (GPTMTBILR), offset 0x02C


This register is used to load the starting count value into Timer B. When the GPTM is configured to a 32-bit mode, **GPTMTBILR** returns the current value of Timer B and ignores writes.

GPTM Timer B Interval Load (GPTMTBILR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000

Offset 0x02C

Type R/W, reset 0x0000.FFFF



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|--------|---|
| 31:16 | reserved | RO | 0x0000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 15:0 | TBILRL | R/W | 0xFFFF | GPTM Timer B Interval Load Register |

When the GPTM is not configured as a 32-bit timer, a write to this field updates **GPTMTBILR**. In 32-bit mode, writes are ignored, and reads return the current value of **GPTMTBILR**.

Register 11: GPTM Timer A Match (GPTMTAMATCHR), offset 0x030

This register is loaded with a match value. Interrupts can be generated when the timer value is equal to the value in this register in one-shot or periodic mode. In 16-bit Edge-Count mode, this register along with **GPTMTAILR**, determines how many edge events are counted. The total number of edge events counted is equal to the value in **GPTMTAILR** minus this value.


GPTM Timer A Match (GPTMTAMATCHR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000

Offset 0x030

Bit/Field

Type R/W, reset 0xFFFF.FFF



Description

| | | | | · |
|-------|-------|-----|--------|----------------------------------|
| 31:16 | TAMRH | R/W | 0xFFFF | GPTM Timer A Match Register High |

Reset

Type

When the timer is configured for 32-bit mode via the **GPTMCFG** register, this value is compared to the upper half of **GPTMTAR** to determine match events.

In 16-bit mode, this field reads as 0 and does not have an effect on the state of **GPTMTBMATCHR**.

15:0 TAMRL R/W 0xFFFF

Name

GPTM Timer A Match Register Low

When the timer is configured for 32-bit mode via the **GPTMCFG** register, this value is compared to the lower half of **GPTMTAR**, to determine match events.

When the timer is configured for 16-bit mode via the **GPTMCFG** register, this value is compared to **GPTMTAR** to determine match events.

When configured for 16-bit Edge-Count mode, this value along with **GPTMTAILR**, determines how many edge events are counted. The total number of edge events counted is equal to the value in **GPTMTAILR** minus this value.

When configured for PWM mode, this value along with **GPTMTAILR**, determines the duty cycle of the output PWM signal.


Register 12: GPTM Timer B Match (GPTMTBMATCHR), offset 0x034

This register is loaded with a match value. Interrupts can be generated when the timer value is equal to the value in this register in one-shot or periodic mode. In 16-bit Edge-Count mode, this register along with **GPTMTAILR**, determines how many edge events are counted. The total number of edge events counted is equal to the value in **GPTMTAILR** minus this value.

GPTM Timer B Match (GPTMTBMATCHR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000 Offset 0x034

Type R/W, reset 0x0000.FFFF



| Bit/Field | Name | туре | Reset | Description |
|-----------|----------|------|--------|---|
| 31:16 | reserved | RO | 0x0000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 15:0 | TBMRL | R/W | 0xFFFF | GPTM Timer B Match Register Low |

When the timer is configured for 16-bit mode via the $\mbox{\bf GPTMCFG}$ register, this value is compared to $\mbox{\bf GPTMTBR}$ to determine match events.

When configured for 16-bit Edge-Count mode, this value along with **GPTMTBILR**, determines how many edge events are counted. The total number of edge events counted is equal to the value in **GPTMTBILR** minus this value.

When configured for PWM mode, this value along with **GPTMTBILR**, determines the duty cycle of the output PWM signal.

Register 13: GPTM Timer A Prescale (GPTMTAPR), offset 0x038


This register allows software to extend the range of the 16-bit timers.

GPTM Timer A Prescale (GPTMTAPR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000

Offset 0x038

Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-----------|---|
| 31:8 | reserved | RO | 0x0000.00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | TAPSR | R/W | 0x00 | GPTM Timer A Prescale |

The register loads this value on a write. A read returns the current value of the register.

Refer to Table 11-3 on page 366 for more details and an example.

Register 14: GPTM Timer B Prescale (GPTMTBPR), offset 0x03C


This register allows software to extend the range of the 16-bit timers.

GPTM Timer B Prescale (GPTMTBPR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000

Offset 0x03C

Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-----------|---|
| 31:8 | reserved | RO | 0x0000.00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | TBPSR | R/W | 0x00 | GPTM Timer B Prescale |

The register loads this value on a write. A read returns the current value of this register.

Refer to Table 11-3 on page 366 for more details and an example.

Register 15: GPTM Timer A (GPTMTAR), offset 0x048

This register shows the current value of the Timer A counter in all cases except for Input Edge-Count mode. When in this mode, this register contains the time at which the last edge event took place.

GPTM Timer A (GPTMTAR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000

Offset 0x048


15:0

TARL

RO

0xFFFF

Type RO, reset 0xFFFF.FFF



A read returns the current value of the **GPTM Timer A Count Register**, except in Input Edge-Count mode, when it returns the timestamp from the last edge event.

GPTMCFG is in a 16-bit mode, this is read as zero.

GPTM Timer A Register Low

Register 16: GPTM Timer B (GPTMTBR), offset 0x04C


This register shows the current value of the Timer B counter in all cases except for Input Edge-Count mode. When in this mode, this register contains the time at which the last edge event took place.

GPTM Timer B (GPTMTBR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000

Offset 0x04C

Type RO, reset 0x0000.FFFF



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|--------|---|
| 31:16 | reserved | RO | 0x0000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 15:0 | TBRL | RO | 0xFFFF | GPTM Timer B |

A read returns the current value of the **GPTM Timer B Count Register**, except in Input Edge-Count mode, when it returns the timestamp from the last edge event.

Register 17: GPTM Timer A Value (GPTMTAV), offset 0x050


This register shows the current, free-running value of Timer A in all modes. Software can use this value to determine the time elapsed between an interrupt and the ISR entry.

GPTM Timer A Value (GPTMTAV)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000

Offset 0x050

Type RO, reset 0xFFFF.FFF



| Bit/Field | Name | Type | Reset | Description | |
|-----------|------|------|--------|--|--|
| 31:16 | TAVH | RO | 0xFFFF | GPTM Timer A Value High | |
| | | | | If the GPTMCFG is configured for 32-bit mode, the Timer B value is read. If the GPTMCFG is configured for 16-bit mode, this is read as zero. | |
| 15:0 | TAVL | RO | 0xFFFF | GPTM Timer A Register Low | |

A read returns the current value of Timer A.

Register 18: GPTM Timer B Value (GPTMTBV), offset 0x054


This register shows the current, free-running value of Timer B in all modes. Software can use this value to determine the time elapsed between an interrupt and the ISR entry.

GPTM Timer B Value (GPTMTBV)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000

Offset 0x054

Type RO, reset 0x0000.FFFF



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|--------|---|
| 31:16 | reserved | RO | 0x0000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 15:0 | TBVL | RO | 0xFFFF | GPTM Timer B Register |

A read returns the current value of Timer B.

12 Watchdog Timers

A watchdog timer can generate a nonmaskable interrupt (NMI) or a reset when a time-out value is reached. The watchdog timer is used to regain control when a system has failed due to a software error or due to the failure of an external device to respond in the expected way. The LM3S5P56 microcontroller has two Watchdog Timer Modules, one module is clocked by the system clock (Watchdog Timer 0) and the other is clocked by the PIOSC (Watchdog Timer 1). The two modules are identical except that WDT1 is in a different clock domain, and therefore requires synchronizers. As a result, WDT1 has a bit defined in the **Watchdog Timer Control (WDTCTL)** register to indicate when a write to a WDT1 register is complete. Software can use this bit to ensure that the previous access has completed before starting the next access.


The Stellaris[®] LM3S5P56 controller has two Watchdog Timer modules with the following features:

- 32-bit down counter with a programmable load register
- Separate watchdog clock with an enable
- Programmable interrupt generation logic with interrupt masking
- Lock register protection from runaway software
- Reset generation logic with an enable/disable
- User-enabled stalling when the microcontroller asserts the CPU Halt flag during debug

The Watchdog Timer can be configured to generate an interrupt to the controller on its first time-out, and to generate a reset signal on its second time-out. Once the Watchdog Timer has been configured, the lock register can be written to prevent the timer configuration from being inadvertently altered.

12.1 Block Diagram

Figure 12-1. WDT Module Block Diagram



12.2 Functional Description

The Watchdog Timer module generates the first time-out signal when the 32-bit counter reaches the zero state after being enabled; enabling the counter also enables the watchdog timer interrupt. After the first time-out event, the 32-bit counter is re-loaded with the value of the **Watchdog Timer Load (WDTLOAD)** register, and the timer resumes counting down from that value. Once the Watchdog Timer has been configured, the **Watchdog Timer Lock (WDTLOCK)** register is written, which prevents the timer configuration from being inadvertently altered by software.

If the timer counts down to its zero state again before the first time-out interrupt is cleared, and the reset signal has been enabled by setting the RESEN bit in the **WDTCTL** register, the Watchdog timer asserts its reset signal to the system. If the interrupt is cleared before the 32-bit counter reaches its second time-out, the 32-bit counter is loaded with the value in the **WDTLOAD** register, and counting resumes from that value.

If **WDTLOAD** is written with a new value while the Watchdog Timer counter is counting, then the counter is loaded with the new value and continues counting.

Writing to **WDTLOAD** does not clear an active interrupt. An interrupt must be specifically cleared by writing to the **Watchdog Interrupt Clear (WDTICR)** register.

The Watchdog module interrupt and reset generation can be enabled or disabled as required. When the interrupt is re-enabled, the 32-bit counter is preloaded with the load register value and not its last state.

12.2.1 Register Access Timing

Because the Watchdog Timer 1 module has an independent clocking domain, its registers must be written with a timing gap between accesses. Software must guarantee that this delay is inserted between back-to-back writes to WDT1 registers or between a write followed by a read to the registers. The timing for back-to-back reads from the WDT1 module has no restrictions. The WRC bit in the **Watchdog Control (WDTCTL)** register for WDT1 indicates that the required timing gap has elapsed. This bit is cleared on a write operation and set once the write completes, indicating to software that another write or read may be started safely. Software should poll **WDTCTL** for WRC=1 prior to accessing another register. Note that WDT0 does not have this restriction as it runs off the system clock.

12.3 Initialization and Configuration

To use the WDT, its peripheral clock must be enabled by setting the WDT bit in the **RCGC0** register, see page 161.

The Watchdog Timer is configured using the following sequence:

- 1. Load the WDTLOAD register with the desired timer load value.
- 2. If WDT1, wait for the WRC bit in the WDTCTL register to be set.
- If the Watchdog is configured to trigger system resets, set the RESEN bit in the WDTCTL register.
- 4. If WDT1, wait for the WRC bit in the WDTCTL register to be set.
- 5. Set the INTEN bit in the WDTCTL register to enable the Watchdog and lock the control register.

If software requires that all of the watchdog registers are locked, the Watchdog Timer module can be fully locked by writing any value to the **WDTLOCK** register. To unlock the Watchdog Timer, write a value of 0x1ACC.E551.

12.4 Register Map

Table 12-1 on page 407 lists the Watchdog registers. The offset listed is a hexadecimal increment to the register's address, relative to the Watchdog Timer base address:

■ WDT0: 0x4000.0000

■ WDT1: 0x4000.1000

Note that the Watchdog Timer module clock must be enabled before the registers can be programmed (see page 161).

Table 12-1. Watchdog Timers Register Map

| Offset | Name | Туре | Reset | Description | See page |
|--------|--------------|------|--|--------------------------------------|-------------|
| 0x000 | WDTLOAD | R/W | 0xFFFF.FFFF | Watchdog Load | 408 |
| 0x004 | WDTVALUE | RO | 0xFFFF.FFFF | Watchdog Value | 409 |
| 0x008 | WDTCTL | R/W | 0x0000.0000 (WDT0) 0x8000.0000 (WDT1) | Watchdog Control | 410 |
| 0x00C | WDTICR | WO | - | Watchdog Interrupt Clear | 412 |
| 0x010 | WDTRIS | RO | 0x0000.0000 | Watchdog Raw Interrupt Status | 413 |
| 0x014 | WDTMIS | RO | 0x0000.0000 | Watchdog Masked Interrupt Status | 414 |
| 0x418 | WDTTEST | R/W | 0x0000.0000 | Watchdog Test | 415 |
| 0xC00 | WDTLOCK | R/W | 0x0000.0000 | Watchdog Lock | 416 |
| 0xFD0 | WDTPeriphID4 | RO | 0x0000.0000 | Watchdog Peripheral Identification 4 | 417 |
| 0xFD4 | WDTPeriphID5 | RO | 0x0000.0000 | Watchdog Peripheral Identification 5 | 418 |
| 0xFD8 | WDTPeriphID6 | RO | 0x0000.0000 | Watchdog Peripheral Identification 6 | 419 |
| 0xFDC | WDTPeriphID7 | RO | 0x0000.0000 | Watchdog Peripheral Identification 7 | 420 |
| 0xFE0 | WDTPeriphID0 | RO | 0x0000.0005 | Watchdog Peripheral Identification 0 | 421 |
| 0xFE4 | WDTPeriphID1 | RO | 0x0000.0018 | Watchdog Peripheral Identification 1 | 422 |
| 0xFE8 | WDTPeriphID2 | RO | 0x0000.0018 | Watchdog Peripheral Identification 2 | 423 |
| 0xFEC | WDTPeriphID3 | RO | 0x0000.0001 | Watchdog Peripheral Identification 3 | 424 |
| 0xFF0 | WDTPCellID0 | RO | 0x0000.000D | Watchdog PrimeCell Identification 0 | 425 |
| 0xFF4 | WDTPCellID1 | RO | 0x0000.00F0 | Watchdog PrimeCell Identification 1 | 426 |
| 0xFF8 | WDTPCellID2 | RO | 0x0000.0006 | Watchdog PrimeCell Identification 2 | 427 |
| 0xFFC | WDTPCellID3 | RO | 0x0000.00B1 | Watchdog PrimeCell Identification 3 | 428 |

12.5 Register Descriptions

The remainder of this section lists and describes the WDT registers, in numerical order by address offset.

Register 1: Watchdog Load (WDTLOAD), offset 0x000


This register is the 32-bit interval value used by the 32-bit counter. When this register is written, the value is immediately loaded and the counter restarts counting down from the new value. If the **WDTLOAD** register is loaded with 0x0000.0000, an interrupt is immediately generated.

Watchdog Load (WDTLOAD)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000

Offset 0x000

Type R/W, reset 0xFFFF.FFF



31:0 **WDTLOAD** R/W 0xFFFF.FFFF Watchdog Load Value


Register 2: Watchdog Value (WDTVALUE), offset 0x004

This register contains the current count value of the timer.

Watchdog Value (WDTVALUE)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0x004

Type RO, reset 0xFFFF.FFFF



31:0 WDTVALUE RO 0xFFFF.FFFF Watchdog Value

Current value of the 32-bit down counter.

Register 3: Watchdog Control (WDTCTL), offset 0x008

This register is the watchdog control register. The watchdog timer can be configured to generate a reset signal (on second time-out) or an interrupt on time-out.

When the watchdog interrupt has been enabled, all subsequent writes to the control register are ignored. The only mechanism that can re-enable writes is a hardware reset.


Important: Because the Watchdog Timer 1 module has an independent clocking domain, its registers must be written with a timing gap between accesses. Software must guarantee that this delay is inserted between back-to-back writes to WDT1 registers or between a write followed by a read to the registers. The timing for back-to-back reads from the WDT1 module has no restrictions. The WRC bit in the Watchdog Control (WDTCTL) register for WDT1 indicates that the required timing gap has elapsed. This bit is cleared on a write operation and set once the write completes, indicating to software that another write or read may be started safely. Software should poll WDTCTL for WRC=1 prior to accessing another register. Note that WDT0 does not have this restriction as it runs off the system clock and therefore does not have a WRC bit.

Watchdog Control (WDTCTL)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000

Offset 0x008

Type R/W, reset 0x0000.0000 (WDT0) and 0x8000.0000 (WDT1)



| Bit/Field | Name | Туре | Reset | Description |
|-----------|------|------|-------|----------------|
| 31 | WRC | RO | 1 | Write Complete |

The WRC values are defined as follows:

Value Description

- 0 A write access to one of the WDT1 registers is in progress.
- A write access is not in progress, and WDT1 registers can be read or written.

Note: This bit is reserved for WDT0 and has a reset value of 0.

30:2 reserved RO 0x000.000

Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

| Bit/Field | Name | Туре | Reset | Description |
|-----------|-------|------|-------|--|
| 1 | RESEN | R/W | 0 | Watchdog Reset Enable |
| | | | | The RESEN values are defined as follows: |
| | | | | Value Description |
| | | | | 0 Disabled. |
| | | | | 1 Enable the Watchdog module reset output. |
| 0 | INTEN | R/W | 0 | Watchdog Interrupt Enable |
| | | | | The INTEN values are defined as follows: |
| | | | | Value Description |
| | | | | 0 Interrupt event disabled (once this bit is set, it can only be cleared by a hardware reset). |
| | | | | 1 Interrupt event enabled. Once enabled, all writes are ignored. |


Register 4: Watchdog Interrupt Clear (WDTICR), offset 0x00C

This register is the interrupt clear register. A write of any value to this register clears the Watchdog interrupt and reloads the 32-bit counter from the WDTLOAD register. Value for a read or reset is indeterminate.

Watchdog Interrupt Clear (WDTICR)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0x00C





| Bit/Field | Name | Type | Reset | Description |
|-----------|-----------|------|-------|--------------------------|
| 31:0 | WDTINTCLR | WO | _ | Watchdog Interrupt Clear |


Register 5: Watchdog Raw Interrupt Status (WDTRIS), offset 0x010

This register is the raw interrupt status register. Watchdog interrupt events can be monitored via this register if the controller interrupt is masked.

Watchdog Raw Interrupt Status (WDTRIS)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0x010

Type RO, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|------------|---|
| 31:1 | reserved | RO | 0x0000.000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 0 | WDTRIS | RO | 0 | Watchdog Raw Interrupt Status |

Value Description

- A watchdog time-out event has occurred.
- 0 The watchdog has not timed out.


Register 6: Watchdog Masked Interrupt Status (WDTMIS), offset 0x014

This register is the masked interrupt status register. The value of this register is the logical AND of the raw interrupt bit and the Watchdog interrupt enable bit.

Watchdog Masked Interrupt Status (WDTMIS)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0x014

Type RO, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|------------|---|
| 31:1 | reserved | RO | 0x0000.000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 0 | WDTMIS | RO | 0 | Watchdog Masked Interrupt Status |

Value Description

- A watchdog time-out event has been signalled to the interrupt controller.
- 0 The watchdog has not timed out or the watchdog timer interrupt is masked.

Register 7: Watchdog Test (WDTTEST), offset 0x418

This register provides user-enabled stalling when the microcontroller asserts the CPU halt flag during debug.

Watchdog Test (WDTTEST)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000

Offset 0x418


Bit/Field

Name

Type

Reset

Type R/W, reset 0x0000.0000



| 31:9 | reserved | RO | 0x0000.00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
|------|----------|-----|-----------|---|
| 8 | STALL | R/W | 0 | Watchdog Stall Enable |

Description

Value Description

- 1 If the microcontroller is stopped with a debugger, the watchdog timer stops counting. Once the microcontroller is restarted, the watchdog timer resumes counting.
- The watchdog timer continues counting if the microcontroller is stopped with a debugger.
- 7:0 reserved RO 0x00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.


Register 8: Watchdog Lock (WDTLOCK), offset 0xC00

Writing 0x1ACC.E551 to the **WDTLOCK** register enables write access to all other registers. Writing any other value to the **WDTLOCK** register re-enables the locked state for register writes to all the other registers. Reading the **WDTLOCK** register returns the lock status rather than the 32-bit value written. Therefore, when write accesses are disabled, reading the **WDTLOCK** register returns 0x0000.0001 (when locked; otherwise, the returned value is 0x0000.0000 (unlocked)).

Watchdog Lock (WDTLOCK)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0xC00

Type R/W, reset 0x0000.0000



A write of the value 0x1ACC.E551 unlocks the watchdog registers for write access. A write of any other value reapplies the lock, preventing any register updates.

A read of this register returns the following values:

Value Description
0x0000.0001 Locked
0x0000.0000 Unlocked


Register 9: Watchdog Peripheral Identification 4 (WDTPeriphID4), offset 0xFD0

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 4 (WDTPeriphID4)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0xFD0

Type RO, reset 0x0000.0000




| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-----------|---|
| 31:8 | reserved | RO | 0x0000.00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | PID4 | RO | 0x00 | WDT Peripheral ID Register [7:0] |

Register 10: Watchdog Peripheral Identification 5 (WDTPeriphID5), offset 0xFD4

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 5 (WDTPeriphID5)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0xFD4 Type RO, reset 0x0000.0000




| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-----------|---|
| 31:8 | reserved | RO | 0x0000.00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | PID5 | RO | 0x00 | WDT Peripheral ID Register [15:8] |

Register 11: Watchdog Peripheral Identification 6 (WDTPeriphID6), offset 0xFD8

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 6 (WDTPeriphID6)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0xFD8 Type RO, reset 0x0000.0000




| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-----------|---|
| 31:8 | reserved | RO | 0x0000.00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | PID6 | RO | 0x00 | WDT Peripheral ID Register [23:16] |

Register 12: Watchdog Peripheral Identification 7 (WDTPeriphID7), offset 0xFDC

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 7 (WDTPeriphID7)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0xFDC Type RO, reset 0x0000.0000




| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-----------|---|
| 31:8 | reserved | RO | 0x0000.00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | PID7 | RO | 0x00 | WDT Peripheral ID Register [31:24] |

Register 13: Watchdog Peripheral Identification 0 (WDTPeriphID0), offset 0xFE0

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 0 (WDTPeriphID0)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0xFE0 Type RO, reset 0x0000.0005



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-----------|---|
| 31:8 | reserved | RO | 0x0000.00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | PID0 | RO | 0x05 | Watchdog Peripheral ID Register [7:0] |


Register 14: Watchdog Peripheral Identification 1 (WDTPeriphID1), offset 0xFE4

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 1 (WDTPeriphID1)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0xFE4

Type RO, reset 0x0000.0018




| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-----------|---|
| 31:8 | reserved | RO | 0x0000.00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | PID1 | RO | 0x18 | Watchdog Peripheral ID Register [15:8] |

Register 15: Watchdog Peripheral Identification 2 (WDTPeriphID2), offset 0xFE8

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 2 (WDTPeriphID2)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0xFE8 Type RO, reset 0x0000.0018




| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-----------|---|
| 31:8 | reserved | RO | 0x0000.00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | PID2 | RO | 0x18 | Watchdog Peripheral ID Register [23:16] |

Register 16: Watchdog Peripheral Identification 3 (WDTPeriphID3), offset 0xFEC

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 3 (WDTPeriphID3)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0xFEC Type RO, reset 0x0000.0001



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-----------|---|
| 31:8 | reserved | RO | 0x0000.00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | PID3 | RO | 0x01 | Watchdog Peripheral ID Register [31:24] |


Register 17: Watchdog PrimeCell Identification 0 (WDTPCellID0), offset 0xFF0

The WDTPCellIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog PrimeCell Identification 0 (WDTPCellID0)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0xFF0

Type RO, reset 0x0000.000D



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-----------|---|
| 31:8 | reserved | RO | 0x0000.00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | CID0 | RO | 0x0D | Watchdog PrimeCell ID Register [7:0] |


Register 18: Watchdog PrimeCell Identification 1 (WDTPCellID1), offset 0xFF4

The WDTPCellIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog PrimeCell Identification 1 (WDTPCellID1)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0xFF4

Type RO, reset 0x0000.00F0



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-----------|---|
| 31:8 | reserved | RO | 0x0000.00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | CID1 | RO | 0xF0 | Watchdog PrimeCell ID Register [15:8] |


Register 19: Watchdog PrimeCell Identification 2 (WDTPCellID2), offset 0xFF8

The WDTPCellIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog PrimeCell Identification 2 (WDTPCellID2)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0xFF8

Type RO, reset 0x0000.0006



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-----------|---|
| 31:8 | reserved | RO | 0x0000.00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | CID2 | RO | 0x06 | Watchdog PrimeCell ID Register [23:16] |


Register 20: Watchdog PrimeCell Identification 3 (WDTPCellID3), offset 0xFFC

The WDTPCellIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog PrimeCell Identification 3 (WDTPCellID3)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0xFFC

Type RO, reset 0x0000.00B1



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-----------|---|
| 31:8 | reserved | RO | 0x0000.00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | CID3 | RO | 0xB1 | Watchdog PrimeCell ID Register [31:24] |

13 Analog-to-Digital Converter (ADC)

An analog-to-digital converter (ADC) is a peripheral that converts a continuous analog voltage to a discrete digital number. Two identical converter units are included, which share eight input channels. The two converter units may be sampled in the same processor clock or out of phase with each other.

The Stellaris[®] ADC module features 10-bit conversion resolution and supports eight input channels, plus an internal temperature sensor. The ADC module contains four programmable sequencers allowing the sampling of multiple analog input sources without controller intervention. Each sample sequencer provides flexible programming with fully configurable input source, trigger events, interrupt generation, and sequencer priority. A digital comparator function is included which allows the conversion value to be diverted to a digital comparator module. The digital comparator module provides digital comparator. The comparator module measures the ADC conversion value against two user-defined values to determine the operational range of the signal.

The Stellaris[®] LM3S5P56 microcontroller provides two ADC modules with the following features:

- Eight analog input channels
- Single-ended and differential-input configurations
- On-chip internal temperature sensor
- Sample rate of one million samples/second
- Flexible, configurable analog-to-digital conversion
- Four programmable sample conversion sequencers from one to eight entries long, with corresponding conversion result FIFOs
- Flexible trigger control
 - Controller (software)
 - Timers
 - Analog Comparators
 - PWM
 - GPIO
- Hardware averaging of up to 64 samples for improved accuracy
- Digital comparison unit providing 16 digital comparators
- Converter uses an internal 3-V reference or an external reference
- Power and ground for the analog circuitry is separate from the digital power and ground
- Efficient transfers using Micro Direct Memory Access Controller (µDMA)
 - Dedicated channel for each sample sequencer

- Burst request asserted when interrupt is triggered

13.1 Block Diagram

The Stellaris® microcontroller contains two identical Analog-to-Digital Converter units. These two modules, ADC0 and ADC1, share the same eight analog input channels. Each ADC module operates independently and can therefore execute different sample sequences, sample any of the analog input channels at any time, and generate different interrupts and triggers. Figure 13-1 on page 430 shows how the two modules are connected to analog inputs and the system bus.

Figure 13-1. Implementation of Two ADC Blocks





Figure 13-2 on page 430 provides details on the internal configuration of the ADC controls and data registers.

Figure 13-2. ADC Module Block Diagram



13.2 Signal Description

Table 13-1 on page 431 lists the external signals of the ADC module and describes the function of each. The ADC signals are analog functions for some GPIO signals. The column in the table below titled "Pin Mux/Pin Assignment" lists the GPIO pin placement for the ADC signals. Note that when a pin is used as an ADC input, the appropriate bit in the **GPIO Analog Mode Select (GPIOAMSEL)** register must be set to disable the analog isolation circuit, and the appropriate bit in the **GPIO Digital Enable (GPIODEN)** register must be clear to disable digital function. For more information on configuring GPIOs, see "General-Purpose Input/Outputs (GPIOS)" on page 308.

Table 13-1. Signals for ADC

| Pin Name | Pin Number | Pin Mux / Pin Assignment | Pin Type | Buffer Type ^a | Description | |
|----------|------------|-----------------------------|----------|--------------------------|--|--|
| AIN0 | 1 | PE3 | I | Analog | Analog-to-digital converter input 0. | |
| AIN1 | 2 | PE2 | 1 | Analog | Analog-to-digital converter input 1. | |
| AIN2 | 5 | PE1 | 1 | Analog | Analog-to-digital converter input 2. | |
| AIN3 | 6 | PE0 | I | Analog | Analog-to-digital converter input 3. | |
| AIN4 | 64 | PD3 | I | Analog | Analog-to-digital converter input 4. | |
| AIN5 | 63 | PD2 | I | Analog | Analog-to-digital converter input 5. | |
| AIN6 | 62 | PD1 | 1 | Analog | Analog-to-digital converter input 6. | |
| AIN7 | 61 | PD0 | I | Analog | Analog-to-digital converter input 7. | |
| VREFA | 56 | PB6 | I | Analog | Analog This input provides a reference voltage used to specify the input voltage at which the ADC converts to a maximum value. In other words, the voltage that is applied to VREFA is the voltage with which an AINn signal is converted to 1023. The VREFA input is limited to the range specified in Table 25-2 on page 954. | |

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

13.3 Functional Description

The Stellaris® ADC collects sample data by using a programmable sequence-based approach instead of the traditional single or double-sampling approaches found on many ADC modules. Each *sample sequence* is a fully programmed series of consecutive (back-to-back) samples, allowing the ADC to collect data from multiple input sources without having to be re-configured or serviced by the processor. The programming of each sample in the sample sequence includes parameters such as the input source and mode (differential versus single-ended input), interrupt generation on sample completion, and the indicator for the last sample in the sequence. The µDMA can be used to more efficiently move data from the sample sequencers without CPU intervention.

13.3.1 Sample Sequencers

The sampling control and data capture is handled by the sample sequencers. All of the sequencers are identical in implementation except for the number of samples that can be captured and the depth of the FIFO. Table 13-2 on page 432 shows the maximum number of samples that each sequencer can capture and its corresponding FIFO depth. In this implementation, each FIFO entry is a 32-bit word, with the lower 10 bits containing the conversion result.

Table 13-2. Samples and FIFO Depth of Sequencers

| Sequencer | Number of Samples | Depth of FIFO |
|-----------|-------------------|---------------|
| SS3 | 1 | 1 |
| SS2 | 4 | 4 |
| SS1 | 4 | 4 |
| SS0 | 8 | 8 |

For a given sample sequence, each sample is defined by two 4-bit nibbles in the ADC Sample Sequence Input Multiplexer Select (ADCSSMUXn) and ADC Sample Sequence Control (ADCSSCTLn) registers, where "n" corresponds to the sequence number. The ADCSSMUXn nibbles select the input pin, while the ADCSSCTLn nibbles contain the sample control bits corresponding to parameters such as temperature sensor selection, interrupt enable, end of sequence, and differential input mode. Sample sequencers are enabled by setting the respective ASENn bit in the ADC Active Sample Sequencer (ADCACTSS) register and should be configured before being enabled. Sampling is then initiated by setting the SSn bit in the ADC Processor Sample Sequence Initiate (ADCPSSI) register. In addition, sample sequences may be initiated on multiple ADC modules simultaneously using the GSYNC and SYNCWAIT bits in the ADCPSSI register during the configuration of each ADC module. For more information on using these bits, refer to page 465.

When configuring a sample sequence, multiple uses of the same input pin within the same sequence is allowed. In the **ADCSCTLn** register, the IEn bits can be set for any combination of samples, allowing interrupts to be generated after every sample in the sequence if necessary. Also, the END bit can be set at any point within a sample sequence. For example, if Sequencer 0 is used, the END bit can be set in the nibble associated with the fifth sample, allowing Sequencer 0 to complete execution of the sample sequence after the fifth sample.

After a sample sequence completes execution, the result data can be retrieved from the **ADC Sample Sequence Result FIFO (ADCSSFIFOn)** registers. The FIFOs are simple circular buffers that read a single address to "pop" result data. For software debug purposes, the positions of the FIFO head and tail pointers are visible in the **ADC Sample Sequence FIFO Status (ADCSSFSTATn)** registers along with FULL and EMPTY status flags. Overflow and underflow conditions are monitored using the **ADCOSTAT** and **ADCUSTAT** registers.

13.3.2 Module Control

Outside of the sample sequencers, the remainder of the control logic is responsible for tasks such as:

- Interrupt generation
- Sequence prioritization
- Trigger configuration
- Comparator configuration

Most of the ADC control logic runs at the ADC clock rate of 14-18 MHz. The internal ADC divider is configured for 16-MHz operation automatically by hardware when the system XTAL is selected.

13.3.2.1 Interrupts

The register configurations of the sample sequencers and digital comparators dictate which events generate raw interrupts, but do not have control over whether the interrupt is actually sent to the interrupt controller. The ADC module's interrupt signals are controlled by the state of the MASK bits in the ADC Interrupt Mask (ADCIM) register. Interrupt status can be viewed at two locations: the ADC Raw Interrupt Status (ADCRIS) register, which shows the raw status of the various interrupt

signals; and the **ADC Interrupt Status and Clear (ADCISC)** register, which shows active interrupts that are enabled by the **ADCIM** register. Sequencer interrupts are cleared by writing a 1 to the corresponding IN bit in **ADCISC**. Digital comparator interrupts are cleared by writing a 1 to the **ADC Digital Comparator Interrupt Status and Clear (ADCDCISC)** register.

13.3.2.2 DMA Operation

The ADC module provides a request signal to the μ DMA controller for each sample sequencer. Each sample sequencer has a dedicated μ DMA channel. The request signal is a burst type and is asserted whenever an interrupt is enabled in a sample sequence (IE bit in the **ADCSSCTLn** register is set). Single requests are not supported.

The arbitration size of the μ DMA transfer must be a power of 2, and the associated IE bits in the **ADDSSCTLn** register must be set. For example, if the μ DMA channel of SS0 has an arbitration size of four, the IE3 bit (4th sample) and the IE7 bit (8th sample) must be set. Thus the μ DMA request occurs every time 4 samples have been acquired. No other special steps are needed to enable the ADC module for μ DMA operation.

Refer to the "Micro Direct Memory Access (μ DMA)" on page 250 for more details about programming the μ DMA controller.

13.3.2.3 Prioritization

When sampling events (triggers) happen concurrently, they are prioritized for processing by the values in the ADC Sample Sequencer Priority (ADCSSPRI) register. Valid priority values are in the range of 0-3, with 0 being the highest priority and 3 being the lowest. Multiple active sample sequencer units with the same priority do not provide consistent results, so software must ensure that all active sample sequencer units have a unique priority value.

13.3.2.4 Sampling Events

Sample triggering for each sample sequencer is defined in the **ADC Event Multiplexer Select** (**ADCEMUX**) register. Trigger sources include processor (default), analog comparators, an external signal on GPIO PB4, a GP Timer, PWM2, and continuous sampling. Software can initiate sampling by setting the SSx bits in the **ADC Processor Sample Sequence Initiate** (**ADCPSSI**) register.

Care must be taken when using the continuous sampling trigger. If a sequencer's priority is too high, it is possible to starve other lower priority sequencers.

13.3.2.5 External Voltage Reference

An external reference voltage may be provided to serve as the maximum conversion value reference. The VREF bit in the ADC Control (ADCCTL) register specifies whether to use the internal or external reference. The V_{REFA} specification defines the useful range for the external voltage reference, see Table 25-2 on page 954. Ground is always used as the reference level for the minimum conversion value. Care must be taken to supply a reference voltage of acceptable quality.

13.3.3 Hardware Sample Averaging Circuit

Higher precision results can be generated using the hardware averaging circuit, however, the improved results are at the cost of throughput. Up to 64 samples can be accumulated and averaged to form a single data entry in the sequencer FIFO. Throughput is decreased proportionally to the number of samples in the averaging calculation. For example, if the averaging circuit is configured to average 16 samples, the throughput is decreased by a factor of 16.

By default the averaging circuit is off, and all data from the converter passes through to the sequencer FIFO. The averaging hardware is controlled by the **ADC Sample Averaging Control (ADCSAC)**

register (see page 467). A single averaging circuit has been implemented, thus all input channels receive the same amount of averaging whether they are single-ended or differential.

13.3.4 Analog-to-Digital Converter


The Analog-to-Digital Converter (ADC) module uses a Successive Approximation Register (SAR) architecture to deliver a 10-bit, low-power, high-precision conversion value. The successive-approximation algorithm uses a current mode D/A converter to achieve lower settling time, resulting in higher conversion speeds for the A/D converter. In addition, built-in sample-and-hold circuitry with offset-calibration circuitry improves conversion accuracy. The ADC must be run from the PLL or a 14- to 18-MHz clock source.

The ADC operates from the 3.3-V analog and 1.2-V digital power supply. Integrated shutdown modes are available to reduce power consumption when ADC conversions are not required. The analog inputs are connected to the ADC through custom pads and specially balanced input paths to minimize the distortion on the inputs. Detailed information on the ADC power supplies and analog inputs can be found in "Analog-to-Digital Converter" on page 964.

13.3.4.1 Internal Voltage Reference

The band-gap circuitry generates an internal 3.0 V reference that can be used by the ADC to produce a conversion value from the selected analog input. The range of this conversion value is from 0x000 to 0x3FF. In single-ended-input mode, the 0x000 value corresponds to an analog input voltage of 0.0 V; the 0x3FF value corresponds to an analog input voltage of 3.0 V. This configuration results in a resolution of approximately 2.9 mV per ADC code. While the analog input pads can handle voltages beyond this range, the ADC conversions saturate in under-voltage and over-voltage cases. Figure 13-3 on page 434 shows the ADC conversion function of the analog inputs.

Figure 13-3. Internal Voltage Conversion Result



13.3.4.2 External Voltage Reference

The ADC can use an external voltage reference to produce the conversion value from the selected analog input by setting the VREF bit in the **ADC Control (ADCCTL)** register. While the range of the conversion value remains the same (0x000 to 0x3FF), the analog voltage associated with the 0x3FF value corresponds to the value of the external voltage reference, resulting in a smaller voltage resolution per ADC code. Analog input voltages above the external voltage reference saturate to 0x3FF while those below 0.0 V continue to saturate at 0x000. Figure 13-4 on page 435 shows the ADC conversion function of the analog inputs when using an external voltage reference.

The external voltage reference can be more accurate than the internal reference by using a high-precision source or trimming the source.




Figure 13-4. External Voltage Conversion Result

13.3.5 Differential Sampling

In addition to traditional single-ended sampling, the ADC module supports differential sampling of two analog input channels. To enable differential sampling, software must set the \mathtt{Dn} bit in the **ADCSSCTL0n** register in a step's configuration nibble.

When a sequence step is configured for differential sampling, the input pair to sample must be configured in the **ADCSSMUXn** register. Differential pair 0 samples analog inputs 0 and 1; differential pair 1 samples analog inputs 2 and 3; and so on (see Table 13-3 on page 435). The ADC does not support other differential pairings such as analog input 0 with analog input 3.

Table 13-3. Differential Sampling Pairs

| Differential Pair | Analog Inputs |
|-------------------|---------------|
| 0 | 0 and 1 |
| 1 | 2 and 3 |

Table 13-3. Differential Sampling Pairs (continued)

| Differential Pair | Analog Inputs |
|-------------------|---------------|
| 2 | 4 and 5 |
| 3 | 6 and 7 |

The voltage sampled in differential mode is the difference between the odd and even channels: ΔV (differential voltage) = V_{IN} (even channels) – V_{IN} (odd channels), therefore:

- If $\Delta V = 0$, then the conversion result = 0x1FF
- If $\Delta V > 0$, then the conversion result > 0x1FF (range is 0x1FF–0x3FF)
- If $\Delta V < 0$, then the conversion result < 0x1FF (range is 0–0x1FF)

The differential pairs assign polarities to the analog inputs: the even-numbered input is always positive, and the odd-numbered input is always negative. In order for a valid conversion result to appear, the negative input must be in the range of \pm 1.5 V of the positive input. If an analog input is greater than 3 V or less than 0 V (the valid range for analog inputs), the input voltage is clipped, meaning it appears as either 3 V or 0 V, respectively, to the ADC.

Figure 13-5 on page 436 shows an example of the negative input centered at 1.5 V. In this configuration, the differential range spans from -1.5 V to 1.5 V. Figure 13-6 on page 437 shows an example where the negative input is centered at -0.75 V, meaning inputs on the positive input saturate past a differential voltage of -0.75 V since the input voltage is less than 0 V. Figure 13-7 on page 437 shows an example of the negative input centered at 2.25 V, where inputs on the positive channel saturate past a differential voltage of 0.75 V since the input voltage would be greater than 3 V.

Figure 13-5. Differential Sampling Range, $V_{IN\ ODD}$ = 1.5 V




Figure 13-6. Differential Sampling Range, V_{IN_ODD} = 0.75 V





Figure 13-7. Differential Sampling Range, V_{IN_ODD} = 2.25 V



October 09, 2009 437

13.3.6 Internal Temperature Sensor

The temperature sensor serves two primary purposes: 1) to notify the system that internal temperature is too high or low for reliable operation and 2) to provide temperature measurements for calibration of the Hibernate module RTC trim value.

The temperature sensor does not have a separate enable, because it also contains the bandgap reference and must always be enabled. The reference is supplied to other analog modules; not just the ADC. In addition, the temperature sensor has a second power-down input in the 3.3 V domain which provides control by the Hibernation module.

The internal temperature sensor provides an analog temperature reading as well as a reference voltage. The voltage at the output terminal *SENSO* is given by the following equation:

$$SENSO = 2.7 - ((T + 55) / 75)$$

This relation is shown in Figure 13-8 on page 438.




Figure 13-8. Internal Temperature Sensor Characteristic

The temperature reading from the temperature sensor can also be given as a function of the ADC value. The following formula calculates temperature (in \degree) based on the ADC reading:

Temperature =
$$147.5 - ((225 \times ADC) / 1023)$$

13.3.7 Digital Comparator Unit

An ADC is commonly used to sample an external signal and to monitor its value to ensure that it remains in a given range. To automate this monitoring procedure and reduce the amount of processor overhead that is required, digital comparator are provided. Conversions from the ADC that are sent to the digital comparators are compared against the user programmable limits in the **ADC Digital**

Comparator Range (ADCDCMPn) registers. If the observed signal moves out of the acceptable range, a processor interrupt can be generated and/or a trigger can be sent to the PWM module. The digital comparators four operational modes (Once, Always, Hysteresis Once, Hysteresis Always) can be applied to three separate regions (low band, mid band, high band) as defined by the user.

13.3.7.1 Output Functions

ADC conversions can either be stored in the ADC Sample Sequence FIFOs or compared using the digital comparator resources as defined by the SnDCOP bits in the **ADC Sample Sequence n Operation (ADCSSOPn)** register. These selected ADC conversions are used by their respective digital comparator to monitor the external signal. Each comparator has two possible output functions: processor interrupts and triggers.

Each function has its own state machine to track the monitored signal. Even though the interrupt and trigger functions can be enabled individually or both at the same time, the same conversion data is used by each function to determine if the right conditions have been met to assert the associated output.

Interrupts

The digital comparator interrupt function is enabled by setting the CIE bit in the **ADC Digital Comparator Control (ADCDCCTLn)** register. This bit enables the interrupt function state machine to start monitoring the incoming ADC conversions. When the appropriate set of conditions is met, and the DCONSSX bit is set in the **ADCIM** register, an interrupt is sent to the interrupt controller.

Triggers

The digital comparator trigger function is enabled by setting the CTE bit in the **ADCDCCTLn** register. This bit enables the trigger function state machine to start monitoring the incoming ADC conversions. When the appropriate set of conditions is met, the corresponding digital comparator trigger to the PWM module is asserted

13.3.7.2 Operational Modes

Four operational modes are provided to support a broad range of applications and multiple possible signaling requirements: Always, Once, Hysteresis Always, and Hysteresis Once. The operational mode is selected using the CIM or CTM field in the **ADCDCCTLn** register.

Always Mode

In the Always operational mode, the associated interrupt or trigger is asserted whenever the ADC conversion value meets its comparison criteria. The result is a string of assertions on the interrupt or trigger while the conversions are within the appropriate range.

Once Mode

In the Once operational mode, the associated interrupt or trigger is asserted whenever the ADC conversion value meets its comparison criteria, and the previous ADC conversion value did not. The result is a single assertion of the interrupt or trigger when the conversions are within the appropriate range.

Hysteresis-Always Mode

The Hysteresis-Always operational mode can only be used in conjunction with the low-band or high-band regions because the mid-band region must be crossed and the opposite region entered to clear the hysteresis condition. In the Hysteresis-Always mode, the associated interrupt or trigger is asserted in the following cases: 1) the ADC conversion value meets its comparison criteria or 2)

a previous ADC conversion value has met the comparison criteria, and the hysteresis condition has not been cleared by entering the opposite region. The result is a string of assertions on the interrupt or trigger that continue until the opposite region is entered.

Hysteresis-Once Mode

The Hysteresis-Once operational mode can only be used in conjunction with the low-band or high-band regions because the mid-band region must be crossed and the opposite region entered to clear the hysteresis condition. In the Hysteresis-Once mode, the associated interrupt or trigger is asserted only when the ADC conversion value meets its comparison criteria, the hysteresis condition is clear, and the previous ADC conversion did not meet the comparison criteria. The result is a single assertion on the interrupt or trigger.

13.3.7.3 Function Ranges

The two comparison values, COMPO and COMP1, in the ADC Digital Comparator Range (ADCDCCMPn) register effectively break the conversion area into three distinct regions. These regions are referred to as the low-band (less than or equal to COMPO), mid-band (greater than COMPO but less than or equal to COMP1), and high-band (greater than COMP1) regions. COMPO and COMP1 may be programmed to the same value, effectively creating two regions, but COMP1 must always be greater than or equal to the value of COMPO. A COMP1 value that is less than COMPO generates unpredictable results.

Low-Band Operation

To operate in the low-band region, either the CIC field or the CTC field in the **ADCDCCTLn** register must be programmed to 0x0. This setting causes interrupts or triggers to be generated in the low-band region as defined by the programmed operational mode. An example of the state of the interrupt/trigger signal in the low-band region for each of the operational modes is shown in Figure 13-9 on page 441. Note that a "0" in a column following the operational mode name (Always, Once, Hysteresis Always, and Hysteresis Once) indicates that the interrupt or trigger signal is de-asserted and a "1" indicates that the signal is asserted.




Figure 13-9. Low-Band Operation (CIC=0x0 and/or CTC=0x0)

Mid-Band Operation

To operate in the mid-band region, either the CIC field or the CTC field in the **ADCDCCTLn** register must be programmed to 0x1. This setting causes interrupts or triggers to be generated in the mid-band region according the operation mode. Only the Always and Once operational modes are available in the mid-band region. An example of the state of the interrupt/trigger signal in the mid-band region for each of the allowed operational modes is shown in Figure 13-10 on page 442. Note that a "0" in a column following the operational mode name (Always or Once) indicates that the interrupt or trigger signal is de-asserted and a "1" indicates that the signal is asserted.




Figure 13-10. Mid-Band Operation (CIC=0x1 and/or CTC=0x1)

High-Band Operation

To operate in the high-band region, either the CIC field or the CTC field in the **ADCDCCTLn** register must be programmed to 0x3. This setting causes interrupts or triggers to be generated in the high-band region according the operation mode. An example of the state of the interrupt/trigger signal in the high-band region for each of the allowed operational modes is shown in Figure 13-11 on page 443. Note that a "0" in a column following the operational mode name (Always, Once, Hysteresis Always, and Hysteresis Once) indicates that the interrupt or trigger signal is de-asserted and a "1" indicates that the signal is asserted.




Figure 13-11. High-Band Operation (CIC=0x3 and/or CTC=0x3)

13.4 Initialization and Configuration

In order for the ADC module to be used, the PLL must be enabled and programmed to a supported crystal frequency in the **RCC** register (see page 119). Using unsupported frequencies can cause faulty operation in the ADC module.

13.4.1 Module Initialization

Initialization of the ADC module is a simple process with very few steps: enabling the clock to the ADC, disabling the analog isolation circuit associated with all inputs that are to be used, and reconfiguring the sample sequencer priorities (if needed).

The initialization sequence for the ADC is as follows:

- 1. Enable the ADC clock by writing a value of 0x0001.0000 to the **RCGC0** register (see page 161).
- **2.** Enable the clock to the appropriate GPIO module via the **RCGC2** register (see page 178). To find out which GPIO port to enable, refer to Table 23-5 on page 952.
- 3. Set the GPIO AFSEL bits for the ADC input pins (see page 330). To determine which GPIOs to configure, see Table 23-4 on page 947.
- **4.** Configure the PMCn fields in the **GPIOPCTL** register to assign the AINx and VREFA signals to the appropriate pins (see page 347 and Table 23-5 on page 952).
- **5.** Disable the analog isolation circuit for all ADC input pins that are to be used by writing a 1 to the appropriate bits of the **GPIOAMSEL** register (see page 346) in the associated GPIO block.

6. If required by the application, reconfigure the sample sequencer priorities in the **ADCSSPRI** register. The default configuration has Sample Sequencer 0 with the highest priority and Sample Sequencer 3 as the lowest priority.

13.4.2 Sample Sequencer Configuration

Configuration of the sample sequencers is slightly more complex than the module initialization because each sample sequencer is completely programmable.

The configuration for each sample sequencer should be as follows:

- Ensure that the sample sequencer is disabled by clearing the corresponding ASENn bit in the ADCACTSS register. Programming of the sample sequencers is allowed without having them enabled. Disabling the sequencer during programming prevents erroneous execution if a trigger event were to occur during the configuration process.
- 2. Configure the trigger event for the sample sequencer in the ADCEMUX register.
- **3.** For each sample in the sample sequence, configure the corresponding input source in the **ADCSSMUXn** register.
- **4.** For each sample in the sample sequence, configure the sample control bits in the corresponding nibble in the **ADCSSCTLn** register. When programming the last nibble, ensure that the END bit is set. Failure to set the END bit causes unpredictable behavior.
- 5. If interrupts are to be used, set the corresponding MASK bit in the ADCIM register.
- **6.** Enable the sample sequencer logic by setting the corresponding ASENn bit in the **ADCACTSS** register.

13.5 Register Map

Table 13-4 on page 444 lists the ADC registers. The offset listed is a hexadecimal increment to the register's address, relative to that ADC module's base address of:

ADC0: 0x4003.8000ADC1: 0x4003.9000

Note that the ADC module clock must be enabled before the registers can be programmed (see page 161).

Table 13-4. ADC Register Map

| Offset | Name | Type | Reset | Description | See page |
|--------|----------|-------|-------------|--------------------------------|-------------|
| 0x000 | ADCACTSS | R/W | 0x0000.0000 | ADC Active Sample Sequencer | 447 |
| 0x004 | ADCRIS | RO | 0x0000.0000 | ADC Raw Interrupt Status | 448 |
| 0x008 | ADCIM | R/W | 0x0000.0000 | ADC Interrupt Mask | 450 |
| 0x00C | ADCISC | R/W1C | 0x0000.0000 | ADC Interrupt Status and Clear | 452 |
| 0x010 | ADCOSTAT | R/W1C | 0x0000.0000 | ADC Overflow Status | 455 |
| 0x014 | ADCEMUX | R/W | 0x0000.0000 | ADC Event Multiplexer Select | 457 |

Table 13-4. ADC Register Map (continued)

| Offset | Name | Туре | Reset | Description | See page |
|--------|-------------|-------|-------------|---|-------------|
| 0x018 | ADCUSTAT | R/W1C | 0x0000.0000 | ADC Underflow Status | 462 |
| 0x020 | ADCSSPRI | R/W | 0x0000.3210 | ADC Sample Sequencer Priority | 463 |
| 0x028 | ADCPSSI | WO | - | ADC Processor Sample Sequence Initiate | 465 |
| 0x030 | ADCSAC | R/W | 0x0000.0000 | ADC Sample Averaging Control | 467 |
| 0x034 | ADCDCISC | R/W1C | 0x0000.0000 | ADC Digital Comparator Interrupt Status and Clear | 468 |
| 0x038 | ADCCTL | R/W | 0x0000.0000 | ADC Control | 470 |
| 0x040 | ADCSSMUX0 | R/W | 0x0000.0000 | ADC Sample Sequence Input Multiplexer Select 0 | 471 |
| 0x044 | ADCSSCTL0 | R/W | 0x0000.0000 | ADC Sample Sequence Control 0 | 473 |
| 0x048 | ADCSSFIFO0 | RO | 0x0000.0000 | ADC Sample Sequence Result FIFO 0 | 476 |
| 0x04C | ADCSSFSTAT0 | RO | 0x0000.0100 | ADC Sample Sequence FIFO 0 Status | 477 |
| 0x050 | ADCSSOP0 | R/W | 0x0000.0000 | ADC Sample Sequence 0 Operation | 479 |
| 0x054 | ADCSSDC0 | R/W | 0x0000.0000 | ADC Sample Sequence 0 Digital Comparator Select | 481 |
| 0x060 | ADCSSMUX1 | R/W | 0x0000.0000 | ADC Sample Sequence Input Multiplexer Select 1 | 483 |
| 0x064 | ADCSSCTL1 | R/W | 0x0000.0000 | ADC Sample Sequence Control 1 | 484 |
| 0x068 | ADCSSFIFO1 | RO | 0x0000.0000 | ADC Sample Sequence Result FIFO 1 | 476 |
| 0x06C | ADCSSFSTAT1 | RO | 0x0000.0100 | ADC Sample Sequence FIFO 1 Status | 477 |
| 0x070 | ADCSSOP1 | R/W | 0x0000.0000 | ADC Sample Sequence 1 Operation | 486 |
| 0x074 | ADCSSDC1 | R/W | 0x0000.0000 | ADC Sample Sequence 1 Digital Comparator Select | 487 |
| 0x080 | ADCSSMUX2 | R/W | 0x0000.0000 | ADC Sample Sequence Input Multiplexer Select 2 | 483 |
| 0x084 | ADCSSCTL2 | R/W | 0x0000.0000 | ADC Sample Sequence Control 2 | 484 |
| 0x088 | ADCSSFIFO2 | RO | 0x0000.0000 | ADC Sample Sequence Result FIFO 2 | 476 |
| 0x08C | ADCSSFSTAT2 | RO | 0x0000.0100 | ADC Sample Sequence FIFO 2 Status | 477 |
| 0x090 | ADCSSOP2 | R/W | 0x0000.0000 | ADC Sample Sequence 2 Operation | 486 |
| 0x094 | ADCSSDC2 | R/W | 0x0000.0000 | ADC Sample Sequence 2 Digital Comparator Select | 487 |
| 0x0A0 | ADCSSMUX3 | R/W | 0x0000.0000 | ADC Sample Sequence Input Multiplexer Select 3 | 489 |
| 0x0A4 | ADCSSCTL3 | R/W | 0x0000.0002 | ADC Sample Sequence Control 3 | 490 |
| 0x0A8 | ADCSSFIFO3 | RO | 0x0000.0000 | ADC Sample Sequence Result FIFO 3 | 476 |
| 0x0AC | ADCSSFSTAT3 | RO | 0x0000.0100 | ADC Sample Sequence FIFO 3 Status | 477 |
| 0x0B0 | ADCSSOP3 | R/W | 0x0000.0000 | ADC Sample Sequence 3 Operation | 491 |
| 0x0B4 | ADCSSDC3 | R/W | 0x0000.0000 | ADC Sample Sequence 3 Digital Comparator Select | 492 |
| 0xD00 | ADCDCRIC | R/W | 0x0000.0000 | ADC Digital Comparator Reset Initial Conditions | 493 |
| 0xE00 | ADCDCCTL0 | R/W | 0x0000.0000 | ADC Digital Comparator Control 0 | 498 |

Table 13-4. ADC Register Map (continued)

| Offset | Name | Туре | Reset | Description | See page |
|--------|-----------|------|-------------|----------------------------------|-------------|
| 0xE04 | ADCDCCTL1 | R/W | 0x0000.0000 | ADC Digital Comparator Control 1 | 498 |
| 0xE08 | ADCDCCTL2 | R/W | 0x0000.0000 | ADC Digital Comparator Control 2 | 498 |
| 0xE0C | ADCDCCTL3 | R/W | 0x0000.0000 | ADC Digital Comparator Control 3 | 498 |
| 0xE10 | ADCDCCTL4 | R/W | 0x0000.0000 | ADC Digital Comparator Control 4 | 498 |
| 0xE14 | ADCDCCTL5 | R/W | 0x0000.0000 | ADC Digital Comparator Control 5 | 498 |
| 0xE18 | ADCDCCTL6 | R/W | 0x0000.0000 | ADC Digital Comparator Control 6 | 498 |
| 0xE1C | ADCDCCTL7 | R/W | 0x0000.0000 | ADC Digital Comparator Control 7 | 498 |
| 0xE40 | ADCDCCMP0 | R/W | 0x0000.0000 | ADC Digital Comparator Range 0 | 502 |
| 0xE44 | ADCDCCMP1 | R/W | 0x0000.0000 | ADC Digital Comparator Range 1 | 502 |
| 0xE48 | ADCDCCMP2 | R/W | 0x0000.0000 | ADC Digital Comparator Range 2 | 502 |
| 0xE4C | ADCDCCMP3 | R/W | 0x0000.0000 | ADC Digital Comparator Range 3 | 502 |
| 0xE50 | ADCDCCMP4 | R/W | 0x0000.0000 | ADC Digital Comparator Range 4 | 502 |
| 0xE54 | ADCDCCMP5 | R/W | 0x0000.0000 | ADC Digital Comparator Range 5 | 502 |
| 0xE58 | ADCDCCMP6 | R/W | 0x0000.0000 | ADC Digital Comparator Range 6 | 502 |
| 0xE5C | ADCDCCMP7 | R/W | 0x0000.0000 | ADC Digital Comparator Range 7 | 502 |

13.6 Register Descriptions

The remainder of this section lists and describes the ADC registers, in numerical order by address offset.


Register 1: ADC Active Sample Sequencer (ADCACTSS), offset 0x000

This register controls the activation of the sample sequencers. Each sample sequencer can be enabled or disabled independently.

ADC Active Sample Sequencer (ADCACTSS)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x000

Type R/W, reset 0x0000.0000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|------------|---|
| 31:4 | reserved | RO | 0x0000.000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 3 | ASEN3 | R/W | 0 | ADC SS3 Enable |
| | | | | Value Description Sample Sequencer 3 is enabled. Sample Sequencer 3 is disabled. |
| 2 | ASEN2 | R/W | 0 | ADC SS2 Enable |
| | | | | Value Description |
| | | | | 1 Sample Sequencer 2 is enabled. |
| | | | | 0 Sample Sequencer 2 is disabled. |
| 1 | ASEN1 | R/W | 0 | ADC SS1 Enable |
| | | | | Value Description |
| | | | | 1 Sample Sequencer 1 is enabled. |
| | | | | 0 Sample Sequencer 1 is disabled. |
| 0 | ASEN0 | R/W | 0 | ADC SS0 Enable |
| | | | | Value Description |
| | | | | 1 Sample Sequencer 0 is enabled. |
| | | | | 0 Sample Sequencer 0 is disabled. |

Register 2: ADC Raw Interrupt Status (ADCRIS), offset 0x004


This register shows the status of the raw interrupt signal of each sample sequencer. These bits may be polled by software to look for interrupt conditions without sending the interrupts to the interrupt controller.

ADC Raw Interrupt Status (ADCRIS)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000

Offset 0x004

Type RO, reset 0x0000.0000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 31:17 | reserved | RO | 0x000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 16 | INRDC | RO | 0 | Digital Comparator Raw Interrupt Status |
| | | | | Value Description |
| | | | | 1 At least one bit in the ADCDCISC register is set, meaning that a digital comparator interrupt has occurred. |
| | | | | 0 All bits in the ADCDCISC register are clear. |
| 15:4 | reserved | RO | 0x000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 3 | INR3 | RO | 0 | SS3 Raw Interrupt Status |
| | | | | Value Description |
| | | | | A sample has completed conversion and the respective ADCSSCTL3 IEn bit is set, enabling a raw interrupt. |
| | | | | 0 An interrupt has not occurred. |
| 3 | INR3 | RO | 0 | Value Description 1 A sample has completed conversion and the respective ADCSSCTL3 IEn bit is set, enabling a raw interrupt. |

This bit is cleared by writing a 1 to the ${\tt IN3}$ bit in the **ADCISC** register.

2 INR2 RO 0 SS2 Raw Interrupt Status

Value Description

- A sample has completed conversion and the respective ADCSSCTL2 IEn bit is set, enabling a raw interrupt.
- An interrupt has not occurred.

This bit is cleared by writing a 1 to the IN2 bit in the ADCISC register.

| Bit/Field | Name | Туре | Reset | Description |
|-----------|------|------|-------|---|
| 1 | INR1 | RO | 0 | SS1 Raw Interrupt Status |
| | | | | Value Description |
| | | | | A sample has completed conversion and the respective ADCSSCTL1 IEn bit is set, enabling a raw interrupt. |
| | | | | 0 An interrupt has not occurred. |
| | | | | This bit is cleared by writing a 1 to the IN1 bit in the ADCISC register. |
| 0 | INR0 | RO | 0 | SS0 Raw Interrupt Status |
| | | | | Value Description |
| | | | | A sample has completed conversion and the respective ADCSSCTL0 IEn bit is set, enabling a raw interrupt. |
| | | | | 0 An interrupt has not occurred. |
| | | | | This bit is cleared by writing a 1 to the INO bit in the ADCISC register. |


Register 3: ADC Interrupt Mask (ADCIM), offset 0x008

This register controls whether the sample sequencer and digital comparator raw interrupt signals are sent to the interrupt controller. Each raw interrupt signal can be masked independently. Only a single DCONSSn bit should be set at any given time. Setting more than one of these bits results in the INRDC bit from the ADCRIS register being masked, and no interrupt is generated on any of the sample sequencer interrupt lines.

ADC Interrupt Mask (ADCIM)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000

Offset 0x008



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 16 | DCONSS0 | R/W | 0 | Digital Comparator Interrupt on SS0 |
| | | | | Value Description |
| | | | | The raw interrupt signal from the digital comparators (INRDC bit in the ADCRIS register) is sent to the interrupt controller on the SS0 interrupt line. |
| | | | | O The status of the digital comparators does not affect the SS0 interrupt status. |
| 15:4 | reserved | RO | 0x000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 3 | MASK3 | R/W | 0 | SS3 Interrupt Mask |
| | | | | Value Description |
| | | | | 1 The raw interrupt signal from Sample Sequencer 3 (ADCRIS register INR3 bit) is sent to the interrupt controller. |
| | | | | O The status of Sample Sequencer 3 does not affect the SS3 interrupt status. |
| 2 | MASK2 | R/W | 0 | SS2 Interrupt Mask |
| | | | | Value Description |
| | | | | The raw interrupt signal from Sample Sequencer 2 (ADCRIS register INR2 bit) is sent to the interrupt controller. |
| | | | | 0 The status of Sample Sequencer 2 does not affect the SS2 interrupt status. |
| 1 | MASK1 | R/W | 0 | SS1 Interrupt Mask |
| | | | | Value Description |
| | | | | 1 The raw interrupt signal from Sample Sequencer 1 (ADCRIS register INR1 bit) is sent to the interrupt controller. |
| | | | | O The status of Sample Sequencer 1 does not affect the SS1 interrupt status. |
| 0 | MASK0 | R/W | 0 | SS0 Interrupt Mask |
| | | | | Value Description |
| | | | | 1 The raw interrupt signal from Sample Sequencer 0 (ADCRIS register INR0 bit) is sent to the interrupt controller. |
| | | | | 0 The status of Sample Sequencer 0 does not affect the SS0 interrupt status. |

Register 4: ADC Interrupt Status and Clear (ADCISC), offset 0x00C

This register provides the mechanism for clearing sample sequencer interrupt conditions and shows the status of interrupts generated by the sample sequencers and the digital comparators which have been sent to the interrupt controller. When read, each bit field is the logical AND of the respective INR and MASK bits. Sample sequencer interrupts are cleared by writing a 1 to the corresponding bit position. Digital comparator interrupts are cleared by writing a 1 to the appropriate bits in the **ADCDCISC** register. If software is polling the **ADCRIS** instead of generating interrupts, the sample sequence INRn bits are still cleared via the **ADCISC** register, even if the INn bit is not set.

ADC Interrupt Status and Clear (ADCISC)

DCINSS2

18

RO

0

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x00C

Type R/W1C, reset 0x0000.0000

| | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|-------|-----------|----|-------|-----|----------|------|-------|-------|------------|--|----------|------------|------------|------------|-----------|---------|
| | , | | ' | | | rese | erved | | | 1 1 | | 1 | DCINSS3 | DCINSS2 | DCINSS1 | DCINSS0 |
| Туре | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | 1 | | 1 | 1 | 1 1 1 | rese | erved | | | 1 | | 1 | IN3 | IN2 | IN1 | IN0 |
| Туре | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | R/W1C | R/W1C | R/W1C | R/W1C |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Е | Bit/Field | | Nan | ne | Тур | е | Reset | Des | cription | | | | | | | |
| | 31:20 | | reser | ved | RO |) | 0x000 | com | patibility | ould not i with futu cross a re | ıre prod | ucts, the | value of | a reserv | • | |
| | 19 | | DCIN | SS3 | RO |) | 0 | Digit | al Com | parator In | nterrupt | Status o | n SS3 | | | |
| | | | | | | | | Valu | ie Des | cription | | | | | | |
| | | | | | | | | 1 | bit in | the INRI the ADC e interrup | IM regis | ter are se | _ | | | |
| | | | | | | | | 0 | No i | nterrupt h | as occu | ırred or t | he interru | upt is ma | isked. | |
| | | | | | | | | | | eared by the ADC | U | | Clearing | this bit a | also clea | rs the |

Value Description

- Both the INRDC bit in the ADCRIS register and the DCONSS2 bit in the ADCIM register are set, providing a level-base interrupt to the interrupt controller.
- 0 No interrupt has occurred or the interrupt is masked.

Digital Comparator Interrupt Status on SS2

This bit is cleared by writing a 1 to it. Clearing this bit also clears the INRDC bit in the **ADCRIS** register.

| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|-------|-------|---|
| 17 | DCINSS1 | RO | 0 | Digital Comparator Interrupt Status on SS1 |
| | | | | Value Description |
| | | | | Both the INRDC bit in the ADCRIS register and the DCONSS1 bit in the ADCIM register are set, providing a level-base interrupt to the interrupt controller. |
| | | | | 0 No interrupt has occurred or the interrupt is masked. |
| | | | | This bit is cleared by writing a 1 to it. Clearing this bit also clears the INRDC bit in the ADCRIS register. |
| 16 | DCINSS0 | RO | 0 | Digital Comparator Interrupt Status on SS0 |
| | | | | Value Description |
| | | | | Both the INRDC bit in the ADCRIS register and the DCONSS0 bit in the ADCIM register are set, providing a level-base interrupt to the interrupt controller. |
| | | | | 0 No interrupt has occurred or the interrupt is masked. |
| | | | | This bit is cleared by writing a 1 to it. Clearing this bit also clears the INRDC bit in the ADCRIS register. |
| 15:4 | reserved | RO | 0x000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 3 | IN3 | R/W1C | 0 | SS3 Interrupt Status and Clear |
| | | | | Value Description |
| | | | | Both the INR3 bit in the ADCRIS register and the MASK3 bit in the ADCIM register are set, providing a level-based interrupt to the interrupt controller. |
| | | | | 0 No interrupt has occurred or the interrupt is masked. |
| | | | | This bit is cleared by writing a 1. Clearing this bit also clears the ${\tt INR3}$ bit in the ADCRIS register. |
| 2 | IN2 | R/W1C | 0 | SS2 Interrupt Status and Clear |
| | | | | Value Description |
| | | | | 1 Both the INR2 bit in the ADCRIS register and the MASK2 bit in the ADCIM register are set, providing a level-based interrupt to the interrupt controller. |
| | | | | 0 No interrupt has occurred or the interrupt is masked. |
| | | | | This bit is cleared by writing a 1. Clearing this bit also clears the ${\tt INR2}$ bit in the ADCRIS register. |

| Bit/Field | Name | Туре | Reset | Description |
|-----------|------|-------|-------|--|
| 1 | IN1 | R/W1C | 0 | SS1 Interrupt Status and Clear |
| | | | | Value Description |
| | | | | Both the INR1 bit in the ADCRIS register and the MASK1 bit in the ADCIM register are set, providing a level-based interrupt to the interrupt controller. |
| | | | | 0 No interrupt has occurred or the interrupt is masked. |
| | | | | This bit is cleared by writing a 1. Clearing this bit also clears the ${\tt INR1}$ bit in the ADCRIS register. |
| 0 | IN0 | R/W1C | 0 | SS0 Interrupt Status and Clear |
| | | | | Value Description |
| | | | | 1 Both the INRO bit in the ADCRIS register and the MASKO bit in the ADCIM register are set, providing a level-based interrupt to the interrupt controller. |
| | | | | 0 No interrupt has occurred or the interrupt is masked. |
| | | | | This bit is cleared by writing a 1. Clearing this bit also clears the ${\tt INR0}$ bit in the ADCRIS register. |

Register 5: ADC Overflow Status (ADCOSTAT), offset 0x010


This register indicates overflow conditions in the sample sequencer FIFOs. Once the overflow condition has been handled by software, the condition can be cleared by writing a 1 to the corresponding bit position.

ADC Overflow Status (ADCOSTAT)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000

Offset 0x010

Type R/W1C, reset 0x0000.0000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|-------|------------|---|
| 31:4 | reserved | RO | 0x0000.000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 3 | OV3 | R/W1C | 0 | SS3 FIFO Overflow |
| | | | | Value Description |
| | | | | 1 The FIFO for Sample Sequencer 3 has hit an overflow condition, meaning that the FIFO is full and a write was requested. When an overflow is detected, the most recent write is dropped. |
| | | | | 0 The FIFO has not overflowed. |
| | | | | This bit is cleared by writing a 1. |
| 2 | OV2 | R/W1C | 0 | SS2 FIFO Overflow |
| | | | | Value Description |
| | | | | The FIFO for Sample Sequencer 2 has hit an overflow condition, meaning that the FIFO is full and a write was requested. When an overflow is detected, the most recent write is dropped. |
| | | | | 0 The FIFO has not overflowed. |
| | | | | This bit is cleared by writing a 1. |
| 1 | OV1 | R/W1C | 0 | SS1 FIFO Overflow |
| | | | | Value Description |
| | | | | 1 The FIFO for Sample Sequencer 1 has hit an overflow condition |

- 1 The FIFO for Sample Sequencer 1 has hit an overflow condition, meaning that the FIFO is full and a write was requested. When an overflow is detected, the most recent write is dropped.
- 0 The FIFO has not overflowed.

This bit is cleared by writing a 1.

| Bit/Field | Name | Type | Reset | Description |
|-----------|------|-------|-------|---|
| 0 | OV0 | R/W1C | 0 | SS0 FIFO Overflow |
| | | | | Value Description |
| | | | | The FIFO for Sample Sequencer 0 has hit an overflow condition, meaning that the FIFO is full and a write was requested. When an overflow is detected, the most recent write is dropped. |
| | | | | 0 The FIFO has not overflowed. |
| | | | | This bit is cleared by writing a 1. |

Register 6: ADC Event Multiplexer Select (ADCEMUX), offset 0x014

The ADCEMUX selects the event (trigger) that initiates sampling for each sample sequencer. Each sample sequencer can be configured with a unique trigger source.


ADC Event Multiplexer Select (ADCEMUX)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000

Offset 0x014

31:16

Type R/W, reset 0x0000.0000



Name Type Description

reserved

RO

0x0000

Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

| Bit/Field | Name | Туре | Reset | Description | on |
|-----------|------|------|-------|-------------|--|
| 15:12 | EM3 | R/W | 0x0 | SS3 Trigg | ger Select |
| | | | | This field | selects the trigger source for Sample Sequencer 3. |
| | | | | The valid | configurations for this field are: |
| | | | | Value | Event |
| | | | | 0x0 | Processor (default) |
| | | | | 0x1 | Analog Comparator 0 |
| | | | | 0x2 | Analog Comparator 1 |
| | | | | 0x3 | reserved |
| | | | | 0x4 | External (GPIO PB4) |
| | | | | 0x5 | Timer |
| | | | | | In addition, the trigger must be enabled with the ${\tt TnOTE}$ bit in the GPTMCTL register (see page 381). |
| | | | | 0x6 | PWM0 |
| | | | | | The PWM module 0 trigger can be configured with the PWM0 Interrupt and Trigger Enable (PWM0INTEN) register, see page 879. |
| | | | | 0x7 | PWM1 |
| | | | | | The PWM module 1 trigger can be configured with the PWM1INTEN register, see page 879. |
| | | | | 0x8 | PWM2 |
| | | | | | The PWM module 2 trigger can be configured with the PWM2INTEN register, see page 879. |
| | | | | 0x9 | PWM3 |
| | | | | | The PWM module 3 trigger can be configured with the PWM3INTEN register, see page 879. |
| | | | | 0xA-0xE | reserved |
| | | | | 0xF | Always (continuously sample) |
| | | | | | |

| Bit/Field | Name | Туре | Reset | Description | on |
|-----------|------|------|-------|-------------|--|
| 11:8 | EM2 | R/W | 0x0 | SS2 Trigg | ger Select |
| | | | | This field | selects the trigger source for Sample Sequencer 2. |
| | | | | The valid | configurations for this field are: |
| | | | | Value | Event |
| | | | | 0x0 | Processor (default) |
| | | | | 0x1 | Analog Comparator 0 |
| | | | | 0x2 | Analog Comparator 1 |
| | | | | 0x3 | reserved |
| | | | | 0x4 | External (GPIO PB4) |
| | | | | 0x5 | Timer |
| | | | | | In addition, the trigger must be enabled with the ${\tt TnOTE}$ bit in the GPTMCTL register (see page 381). |
| | | | | 0x6 | PWM0 |
| | | | | | The PWM module 0 trigger can be configured with the PWM0 Interrupt and Trigger Enable (PWM0INTEN) register, see page 879. |
| | | | | 0x7 | PWM1 |
| | | | | | The PWM module 1 trigger can be configured with the PWM1INTEN register, see page 879. |
| | | | | 0x8 | PWM2 |
| | | | | | The PWM module 2 trigger can be configured with the PWM2INTEN register, see page 879. |
| | | | | 0x9 | PWM3 |
| | | | | | The PWM module 3 trigger can be configured with the PWM3INTEN register, see page 879. |
| | | | | 0xA-0xE | reserved |
| | | | | 0xF | Always (continuously sample) |

| Bit/Field | Name | Туре | Reset | Descripti | on |
|-----------|------|------|-------|------------|--|
| 7:4 | EM1 | R/W | 0x0 | SS1 Trig | ger Select |
| | | | | This field | selects the trigger source for Sample Sequencer 1. |
| | | | | The valid | configurations for this field are: |
| | | | | Value | Event |
| | | | | 0x0 | Processor (default) |
| | | | | 0x1 | Analog Comparator 0 |
| | | | | 0x2 | Analog Comparator 1 |
| | | | | 0x3 | reserved |
| | | | | 0x4 | External (GPIO PB4) |
| | | | | 0x5 | Timer |
| | | | | | In addition, the trigger must be enabled with the ${\tt TnOTE}$ bit in the GPTMCTL register (see page 381). |
| | | | | 0x6 | PWM0 |
| | | | | | The PWM module 0 trigger can be configured with the PWM0 Interrupt and Trigger Enable (PWM0INTEN) register, see page 879. |
| | | | | 0x7 | PWM1 |
| | | | | | The PWM module 1 trigger can be configured with the PWM1INTEN register, see page 879. |
| | | | | 0x8 | PWM2 |
| | | | | | The PWM module 2 trigger can be configured with the PWM2INTEN register, see page 879. |
| | | | | 0x9 | PWM3 |
| | | | | | The PWM module 3 trigger can be configured with the PWM3INTEN register, see page 879. |
| | | | | 0xA-0xE | reserved |
| | | | | 0xF | Always (continuously sample) |

| Bit/Field | Name | Туре | Reset | Description | on |
|-----------|------|------|-------|-------------|--|
| 3:0 | EM0 | R/W | 0x0 | SS0 Trigg | ger Select |
| | | | | This field | selects the trigger source for Sample Sequencer 0 |
| | | | | The valid | configurations for this field are: |
| | | | | Value | Event |
| | | | | 0x0 | Processor (default) |
| | | | | 0x1 | Analog Comparator 0 |
| | | | | 0x1 | Analog Comparator 1 |
| | | | | 0x3 | reserved |
| | | | | 0x4 | External (GPIO PB4) |
| | | | | 0x5 | Timer |
| | | | | | In addition, the trigger must be enabled with the ThOTE bit in the GPTMCTL register (see page 381). |
| | | | | 0x6 | PWM0 |
| | | | | | The PWM module 0 trigger can be configured with the PWM0 Interrupt and Trigger Enable (PWM0INTEN) register, see page 879. |
| | | | | 0x7 | PWM1 |
| | | | | | The PWM module 1 trigger can be configured with the PWM1INTEN register, see page 879. |
| | | | | 0x8 | PWM2 |
| | | | | | The PWM module 2 trigger can be configured with the PWM2INTEN register, see page 879. |
| | | | | 0x9 | PWM3 |
| | | | | | The PWM module 3 trigger can be configured with the PWM3INTEN register, see page 879. |
| | | | | 0xA-0xE | reserved |
| | | | | 0xF | Always (continuously sample) |

Register 7: ADC Underflow Status (ADCUSTAT), offset 0x018


This register indicates underflow conditions in the sample sequencer FIFOs. The corresponding underflow condition is cleared by writing a 1 to the relevant bit position.

ADC Underflow Status (ADCUSTAT)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000

Offset 0x018

Type R/W1C, reset 0x0000.0000



bit is cleared by writing a 1.

The valid configurations are the same as those for the ${\tt UV3}$ field. This


Register 8: ADC Sample Sequencer Priority (ADCSSPRI), offset 0x020

This register sets the priority for each of the sample sequencers. Out of reset, Sequencer 0 has the highest priority, and Sequencer 3 has the lowest priority. When reconfiguring sequence priorities, each sequence must have a unique priority for the ADC to operate properly.

ADC Sample Sequencer Priority (ADCSSPRI)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x020

Type R/W, reset 0x0000.3210



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|----------|--|
| 31:14 | reserved | RO | 0x0000.0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 13:12 | SS3 | R/W | 0x3 | SS3 Priority |
| | | | | This field contains a binary-encoded value that specifies the priority encoding of Sample Sequencer 3. A priority encoding of 0x0 is highest and 0x3 is lowest. The priorities assigned to the sequencers must be uniquely mapped. The ADC may not operate properly if two or more fields are equal. |
| 11:10 | reserved | RO | 0x0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 9:8 | SS2 | R/W | 0x2 | SS2 Priority |
| | | | | This field contains a binary-encoded value that specifies the priority encoding of Sample Sequencer 2. A priority encoding of 0x0 is highest and 0x3 is lowest. The priorities assigned to the sequencers must be uniquely mapped. The ADC may not operate properly if two or more fields are equal. |
| 7:6 | reserved | RO | 0x0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 5:4 | SS1 | R/W | 0x1 | SS1 Priority |
| | | | | This field contains a binary-encoded value that specifies the priority encoding of Sample Sequencer 1. A priority encoding of 0x0 is highest and 0x3 is lowest. The priorities assigned to the sequencers must be uniquely mapped. The ADC may not operate properly if two or more fields are equal. |
| 3:2 | reserved | RO | 0x0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |

| Bit/Field | Name | Type | Reset | Description |
|-----------|------|------|-------|--------------|
| 1:0 | SS0 | R/W | 0x0 | SS0 Priority |

This field contains a binary-encoded value that specifies the priority encoding of Sample Sequencer 0. A priority encoding of 0x0 is highest and 0x3 is lowest. The priorities assigned to the sequencers must be uniquely mapped. The ADC may not operate properly if two or more fields are equal.


Register 9: ADC Processor Sample Sequence Initiate (ADCPSSI), offset 0x028

This register provides a mechanism for application software to initiate sampling in the sample sequencers. Sample sequences can be initiated individually or in any combination. When multiple sequences are triggered simultaneously, the priority encodings in **ADCSSPRI** dictate execution order.

This register also provides a means to configure and then initiate concurrent sampling on all ADC modules. To do this, the first ADC module should be configured. The **ADCPSSI** register for that module should then be written. The appropriate SS bits should be set along with the SYNCWAIT bit. Additional ADC modules should then be configured following the same procedure. Once the final ADC module is configured, its **ADCPSSI** register should be written with the appropriate SS bits set along with the GSYNC bit. All of the ADC modules then begin concurrent sampling according to their configuration.

ADC Processor Sample Sequence Initiate (ADCPSSI)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x028 Type WO, reset -



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 31 | GSYNC | R/W | 0 | Global Synchronize |
| | | | | Value Description |
| | | | | This bit initiates sampling in multiple ADC modules at the same time. Any ADC module that has been initialized by setting an SSn bit and the SYNCWAIT bit starts sampling once this bit is written. |
| | | | | O This bit is cleared once sampling has been initiated. |
| 30:28 | reserved | WO | - | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 27 | SYNCWAIT | R/W | 0 | Synchronize Wait |
| | | | | Value Description |
| | | | | This bit allows the sample sequences to be initiated, but delays sampling until the GSYNC bit is set. |
| | | | | O Sampling begins when a sample sequence has been initiated. |
| 26:4 | reserved | WO | - | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |

| Bit/Field | Name | Туре | Reset | Description |
|-----------|------|------|-------|--|
| 3 | SS3 | WO | - | SS3 Initiate |
| | | | | Value Description |
| | | | | Begin sampling on Sample Sequencer 3, if the sequencer is enabled in the ADCACTSS register. |
| | | | | 0 No effect. |
| | | | | Only a write by software is valid; a read of this register returns no meaningful data. |
| 2 | SS2 | WO | - | SS2 Initiate |
| | | | | Value Description |
| | | | | Begin sampling on Sample Sequencer 2, if the sequencer is enabled in the ADCACTSS register. |
| | | | | 0 No effect. |
| | | | | Only a write by software is valid; a read of this register returns no meaningful data. |
| 1 | SS1 | WO | - | SS1 Initiate |
| | | | | Value Description |
| | | | | Begin sampling on Sample Sequencer 1, if the sequencer is enabled in the ADCACTSS register. |
| | | | | 0 No effect. |
| | | | | Only a write by software is valid; a read of this register returns no meaningful data. |
| 0 | SS0 | WO | - | SS0 Initiate |
| | | | | Value Description |
| | | | | Begin sampling on Sample Sequencer 0, if the sequencer is enabled in the ADCACTSS register. |
| | | | | 0 No effect. |
| | | | | Only a write by software is valid; a read of this register returns no meaningful data. |


Register 10: ADC Sample Averaging Control (ADCSAC), offset 0x030

This register controls the amount of hardware averaging applied to conversion results. The final conversion result stored in the FIFO is averaged from 2^{AVG} consecutive ADC samples at the specified ADC speed. If AVG is 0, the sample is passed directly through without any averaging. If AVG=6, then 64 consecutive ADC samples are averaged to generate one result in the sequencer FIFO. An AVG = 7 provides unpredictable results.

ADC Sample Averaging Control (ADCSAC)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x030

Type R/W, reset 0x0000.0000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|------------|---|
| 31:3 | reserved | RO | 0x0000.000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 2:0 | AVG | R/W | 0x0 | Hardware Averaging Control |

Specifies the amount of hardware averaging that will be applied to ADC samples. The AVG field can be any value between 0 and 6. Entering a value of 7 creates unpredictable results.


Value Description 0x0 No hardware oversampling 2x hardware oversampling 0x1 0x2 4x hardware oversampling 0x3 8x hardware oversampling 16x hardware oversampling 0x4 0x5 32x hardware oversampling 0x6 64x hardware oversampling 0x7 reserved

Register 11: ADC Digital Comparator Interrupt Status and Clear (ADCDCISC), offset 0x034

This register provides status and acknowledgement of digital comparator interrupts. One bit is provided for each comparator.

ADC Digital Comparator Interrupt Status and Clear (ADCDCISC)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x034 Type R/W1C, reset 0x0000.0000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|-------|-----------|---|
| 31:8 | reserved | RO | 0x0000.00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7 | DCINT7 | R/W1C | 0 | Digital Comparator 7 Interrupt Status and Clear Value Description 1 Digital Comparator 7 has generated an interrupt. 0 No interrupt. This bit is cleared by writing a 1. |
| 6 | DCINT6 | R/W1C | 0 | Digital Comparator 6 Interrupt Status and Clear Value Description 1 Digital Comparator 6 has generated an interrupt. 0 No interrupt. This bit is cleared by writing a 1. |
| 5 | DCINT5 | R/W1C | 0 | Digital Comparator 5 Interrupt Status and Clear Value Description Digital Comparator 5 has generated an interrupt. No interrupt. This bit is cleared by writing a 1. |

| Bit/Field | Name | Туре | Reset | Description |
|-----------|--------|-------|-------|--|
| 4 | DCINT4 | R/W1C | 0 | Digital Comparator 4 Interrupt Status and Clear |
| | | | | Value Description 1 Digital Comparator 4 has generated an interrupt. 0 No interrupt. |
| | | | | This bit is cleared by writing a 1. |
| 3 | DCINT3 | R/W1C | 0 | Digital Comparator 3 Interrupt Status and Clear |
| | | | | Value Description 1 Digital Comparator 3 has generated an interrupt. 0 No interrupt. |
| | | | | This bit is cleared by writing a 1. |
| 2 | DCINT2 | R/W1C | 0 | Digital Comparator 2 Interrupt Status and Clear |
| | | | | Value Description 1 Digital Comparator 2 has generated an interrupt. 0 No interrupt. |
| | | | | This bit is cleared by writing a 1. |
| 1 | DCINT1 | R/W1C | 0 | Digital Comparator 1 Interrupt Status and Clear |
| | | | | Value Description 1 Digital Comparator 1 has generated an interrupt. 0 No interrupt. |
| | | | | This bit is cleared by writing a 1. |
| 0 | DCINT0 | R/W1C | 0 | Digital Comparator 0 Interrupt Status and Clear |
| | | | | Value Description 1 Digital Comparator 0 has generated an interrupt. 0 No interrupt. |
| | | | | This bit is cleared by writing a 1. |


October 09, 2009 469

Register 12: ADC Control (ADCCTL), offset 0x038

This register selects the voltage reference.

ADC Control (ADCCTL)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x038 Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|------------|---|
| 31:1 | reserved | RO | 0x0000.000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 0 | VREF | R/W | 0 | Voltage Reference Select |

Value Description

- 1 The external ${\tt VREFA}$ input is the voltage reference.
- 0 The internal reference as the voltage reference.

Register 13: ADC Sample Sequence Input Multiplexer Select 0 (ADCSSMUX0), offset 0x040

This register defines the analog input configuration for each sample in a sequence executed with Sample Sequencer 0. This register is 32 bits wide and contains information for eight possible samples.

ADC Sample Sequence Input Multiplexer Select 0 (ADCSSMUX0)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x040

Type R/W, reset 0x0000.0000

| | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|---------------|-----------|----------|----------|----------|----------|----------|----------|--------------------|---|----------------------|--------------------------|----------------------|------------------------|-----------|--------------------------|--------------------|
| | reserved | | MUX7 | | reserved | | MUX6 | | reserved | | MUX5 | | reserved | | MUX4 | |
| Type Reset | RO 0 | R/W 0 | R/W 0 | R/W 0 | RO 0 | R/W 0 | R/W 0 | R/W 0 | RO 0 | R/W 0 | R/W 0 | R/W 0 | RO 0 | R/W 0 | R/W 0 | R/W 0 |
| _ | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | reserved | | MUX3 | | reserved | | MUX2 | | reserved | | MUX1 | | reserved | | MUX0 | |
| Type Reset | RO 0 | R/W 0 | R/W 0 | R/W 0 | RO 0 | R/W 0 | R/W 0 | R/W 0 | RO 0 | R/W 0 | R/W 0 | R/W 0 | RO 0 | R/W 0 | R/W 0 | R/W 0 |
| Е | Bit/Field | | Nam | e | Тур | ре | Reset | Des | cription | | | | | | | |
| | 31 | | reserv | ed . | R |) | 0 | con | tware sho npatibility served ac | with fut | ure produ | icts, the | value of | a reserv | | |
| | 30:28 | | MUX | (7 | R/\ | V | 0x0 | 8th | Sample I | nput Se | lect | | | | | |
| | | | | | | | | with sam the | MUX7 fie the sam pled for t correspo IN1. | ple sequ he analo | uencer. It g-to-digit | specifie al conve | es which ersion. Th | of the ar | nalog inp set here ir | uts is ndicates |
| | 27 | | reserv | ed . | R |) | 0 | con | tware sho npatibility served ac | with fut | ure produ | ıcts, the | value of | a reserv | | |
| | 26:24 | | MUX | (6 | R/ | W | 0x0 | 7th | Sample I | nput Se | lect | | | | | |
| | | | | | | | | exe | MUX6 fie cuted wit uts is sam | h the sa | mple sec | quencer. | It specif | es whic | | |
| | 23 | | reserv | ed . | R |) | 0 | con | tware sho npatibility served ac | with fut | ure produ | icts, the | value of | a reserv | | |
| | 22:20 | | MUX | (5 | R/\ | V | 0x0 | 6th | Sample I | nput Se | lect | | | | | |
| | | | | | | | | with | MUX5 fie the sam | ple sequ | uencer. It | specifie | s which | | | |
| | 19 | | reserv | ed . | R | 0 | 0 | com | tware sho npatibility served ac | with fut | ure produ | icts, the | value of | a reserv | | |

| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|--|
| 18:16 | MUX4 | R/W | 0x0 | 5th Sample Input Select |
| | | | | The $\mathtt{MUX4}$ field is used during the fifth sample of a sequence executed with the sample sequencer. It specifies which of the analog inputs is sampled for the analog-to-digital conversion. |
| 15 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 14:12 | MUX3 | R/W | 0x0 | 4th Sample Input Select |
| | | | | The MUX3 field is used during the fourth sample of a sequence executed with the sample sequencer. It specifies which of the analog inputs is sampled for the analog-to-digital conversion. |
| 11 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 10:8 | MUX2 | R/W | 0x0 | 3rd Sample Input Select |
| | | | | The MUX2 field is used during the third sample of a sequence executed with the sample sequencer. It specifies which of the analog inputs is sampled for the analog-to-digital conversion. |
| 7 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 6:4 | MUX1 | R/W | 0x0 | 2nd Sample Input Select |
| | | | | The MUX1 field is used during the second sample of a sequence executed with the sample sequencer. It specifies which of the analog inputs is sampled for the analog-to-digital conversion. |
| 3 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 2:0 | MUX0 | R/W | 0x0 | 1st Sample Input Select |
| | | | | The $\mathtt{MUX0}$ field is used during the first sample of a sequence executed with the sample sequencer. It specifies which of the analog inputs is sampled for the analog-to-digital conversion. |

Register 14: ADC Sample Sequence Control 0 (ADCSSCTL0), offset 0x044

This register contains the configuration information for each sample for a sequence executed with a sample sequencer. When configuring a sample sequence, the END bit must be set for the final sample, whether it be after the first sample, eighth sample, or any sample in between. This register is 32 bits wide and contains information for eight possible samples.

ADC Sample Sequence Control 0 (ADCSSCTL0)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x044 Type R/W, reset 0x0000.0000

| | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|---------------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|
| | TS7 | IE7 | END7 | D7 | TS6 | IE6 | END6 | D6 | TS5 | IE5 | END5 | D5 | TS4 | IE4 | END4 | D4 |
| Type Reset | R/W 0 |
| _ | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | TS3 | IE3 | END3 | D3 | TS2 | IE2 | END2 | D2 | TS1 | IE1 | END1 | D1 | TS0 | IE0 | END0 | D0 |
| Type | R/W |

| Bit/Field | Name | Туре | Reset | Description |
|-----------|------|------|-------|--|
| 31 | TS7 | R/W | 0 | 8th Sample Temp Sensor Select |
| | | | | Value Description |
| | | | | 1 The temperature sensor is read during the eighth sample of the sample sequence. |
| | | | | The input pin specified by the ADCSSMUXn register is read during the eighth sample of the sample sequence. |
| 30 | IE7 | R/W | 0 | 8th Sample Interrupt Enable |
| | | | | Value Description |
| | | | | The raw interrupt signal (INR0 bit) is asserted at the end of the eighth sample's conversion. If the MASK0 bit in the ADCIM register is set, the interrupt is promoted to the interrupt controller. |
| | | | | 0 The raw interrupt is not asserted to the interrupt controller. |
| | | | | It is legal to have multiple samples within a sequence generate interrupts. |
| 29 | END7 | R/W | 0 | 8th Sample is End of Sequence |
| | | | | Value Description |

It is possible to end the sequence on any sample position. Software must set an ${\tt ENDn}$ bit somewhere within the sequence. Samples defined after the sample containing a set ${\tt ENDn}$ bit are not requested for conversion even though the fields may be non-zero.

The eighth sample is the last sample of the sequence.

Another sample is the sequence is the final sample.

0

| Bit/Field | Name | Туре | Reset | Description |
|-----------|------|------|-------|--|
| 28 | D7 | R/W | 0 | 8th Sample Diff Input Select |
| | | | | Value Description |
| | | | | The analog input is differentially sampled. The corresponding ADCSSMUXn nibble must be set to the pair number "i", where the paired inputs are "2i and 2i+1". |
| | | | | 0 The analog inputs are not differentially sampled. |
| | | | | Because the temperature sensor does not have a differential option, this bit must not be set when the ${\tt TS7}$ bit is set. |
| 27 | TS6 | R/W | 0 | 7th Sample Temp Sensor Select |
| | | | | Same definition as ${\tt TS7}$ but used during the seventh sample. |
| 26 | IE6 | R/W | 0 | 7th Sample Interrupt Enable |
| | | | | Same definition as IE7 but used during the seventh sample. |
| 25 | END6 | R/W | 0 | 7th Sample is End of Sequence |
| | | | | Same definition as $\mathtt{END7}$ but used during the seventh sample. |
| 24 | D6 | R/W | 0 | 7th Sample Diff Input Select |
| | | | | Same definition as ${\tt D7}$ but used during the seventh sample. |
| 23 | TS5 | R/W | 0 | 6th Sample Temp Sensor Select |
| | | | | Same definition as ${\tt TS7}$ but used during the sixth sample. |
| 22 | IE5 | R/W | 0 | 6th Sample Interrupt Enable |
| | | | | Same definition as IE7 but used during the sixth sample. |
| 21 | END5 | R/W | 0 | 6th Sample is End of Sequence |
| | | | | Same definition as ${\tt END7}$ but used during the sixth sample. |
| 20 | D5 | R/W | 0 | 6th Sample Diff Input Select |
| | | | | Same definition as ${\tt D7}$ but used during the sixth sample. |
| 19 | TS4 | R/W | 0 | 5th Sample Temp Sensor Select |
| | | | | Same definition as ${\tt TS7}$ but used during the fifth sample. |
| 18 | IE4 | R/W | 0 | 5th Sample Interrupt Enable |
| | | | | Same definition as IE7 but used during the fifth sample. |
| 17 | END4 | R/W | 0 | 5th Sample is End of Sequence |
| | | | | Same definition as ${\tt END7}$ but used during the fifth sample. |
| 16 | D4 | R/W | 0 | 5th Sample Diff Input Select |
| | | | | Same definition as D7 but used during the fifth sample. |
| 15 | TS3 | R/W | 0 | 4th Sample Temp Sensor Select |
| | | | | Same definition as ${\tt TS7}$ but used during the fourth sample. |

| Bit/Field | Name | Туре | Reset | Description |
|-----------|------|------|-------|--|
| 14 | IE3 | R/W | 0 | 4th Sample Interrupt Enable |
| | | | | Same definition as IE7 but used during the fourth sample. |
| 13 | END3 | R/W | 0 | 4th Sample is End of Sequence |
| | | | | Same definition as ${\tt END7}$ but used during the fourth sample. |
| 12 | D3 | R/W | 0 | 4th Sample Diff Input Select |
| | | | | Same definition as D7 but used during the fourth sample. |
| 11 | TS2 | R/W | 0 | 3rd Sample Temp Sensor Select |
| | | | | Same definition as ${\tt TS7}$ but used during the third sample. |
| 10 | IE2 | R/W | 0 | 3rd Sample Interrupt Enable |
| | | | | Same definition as IE7 but used during the third sample. |
| 9 | END2 | R/W | 0 | 3rd Sample is End of Sequence |
| | | | | Same definition as ${\tt END7}$ but used during the third sample. |
| 8 | D2 | R/W | 0 | 3rd Sample Diff Input Select |
| | | | | Same definition as ${\tt D7}$ but used during the third sample. |
| 7 | TS1 | R/W | 0 | 2nd Sample Temp Sensor Select |
| | | | | Same definition as ${\tt TS7}$ but used during the second sample. |
| 6 | IE1 | R/W | 0 | 2nd Sample Interrupt Enable |
| | | | | Same definition as ${\tt IE7}$ but used during the second sample. |
| 5 | END1 | R/W | 0 | 2nd Sample is End of Sequence |
| | | | | Same definition as ${\tt END7}$ but used during the second sample. |
| 4 | D1 | R/W | 0 | 2nd Sample Diff Input Select |
| | | | | Same definition as ${\tt D7}$ but used during the second sample. |
| 3 | TS0 | R/W | 0 | 1st Sample Temp Sensor Select |
| | | | | Same definition as TS7 but used during the first sample. |
| 2 | IE0 | R/W | 0 | 1st Sample Interrupt Enable |
| | | | | Same definition as IE7 but used during the first sample. |
| 1 | END0 | R/W | 0 | 1st Sample is End of Sequence |
| | | | | Same definition as END7 but used during the first sample. |
| 0 | D0 | R/W | 0 | 1st Sample Diff Input Select |
| | | | | Same definition as ${\tt D7}$ but used during the first sample. |

Register 15: ADC Sample Sequence Result FIFO 0 (ADCSSFIFO0), offset 0x048 Register 16: ADC Sample Sequence Result FIFO 1 (ADCSSFIFO1), offset 0x068 Register 17: ADC Sample Sequence Result FIFO 2 (ADCSSFIFO2), offset 0x088 Register 18: ADC Sample Sequence Result FIFO 3 (ADCSSFIFO3), offset 0x0A8

Important: Use caution when reading this register. Performing a read may change bit status.

This register contains the conversion results for samples collected with the sample sequencer (the ADCSSFIFO0 register is used for Sample Sequencer 0, ADCSSFIFO1 for Sequencer 1, ADCSSFIFO2 for Sequencer 2, and ADCSSFIFO3 for Sequencer 3). Reads of this register return conversion result data in the order sample 0, sample 1, and so on, until the FIFO is empty. If the FIFO is not properly handled by software, overflow and underflow conditions are registered in the ADCOSTAT and ADCUSTAT registers.

ADC Sample Sequence Result FIFO 0 (ADCSSFIFO0)

Name

Type

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x048 Type RO, reset 0x0000.0000

Bit/Field

| | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|-------|----|----|------|-------|----|----|----|------|------|----|----|----|--------|----|----|----|
| | | | • | | | | • | rese | rved | • | | | ' I | • | | |
| Туре | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | | rese | erved | | | | ı | | ı | DA | TA | | ı | | |
| Type | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| 2.0 | | . , , , , | . 10001 | 2000.19.10.1 |
|-------|----------|-----------|----------|---|
| 31:10 | reserved | RO | 0x0000.0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 9:0 | DATA | RO | 0x000 | Conversion Result Data |

Description

Reset

Register 19: ADC Sample Sequence FIFO 0 Status (ADCSSFSTAT0), offset 0x04C

Register 20: ADC Sample Sequence FIFO 1 Status (ADCSSFSTAT1), offset 0x06C


Register 21: ADC Sample Sequence FIFO 2 Status (ADCSSFSTAT2), offset 0x08C

Register 22: ADC Sample Sequence FIFO 3 Status (ADCSSFSTAT3), offset 0x0AC

This register provides a window into the sample sequencer, providing full/empty status information as well as the positions of the head and tail pointers. The reset value of 0x100 indicates an empty FIFO. The **ADCSSFSTAT0** register provides status on FIFO0, which has 8 entries; **ADCSSFSTAT1** on FIFO1, which has 4 entries; **ADCSSFSTAT2** on FIFO2, which has 4 entries; and **ADCSSFSTAT3** on FIFO3 which has a single entry.

ADC Sample Sequence FIFO 0 Status (ADCSSFSTAT0)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x04C



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|----------|---|
| 31:13 | reserved | RO | 0x0000.0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 12 | FULL | RO | 0 | FIFO Full |
| | | | | Value Description 1 The FIFO is currently full. 0 The FIFO is not currently full. |
| 11:9 | reserved | RO | 0x0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 8 | EMPTY | RO | 1 | FIFO Empty |

Value Description

- 1 The FIFO is currently empty.
- 0 The FIFO is not currently empty.

| Bit/Field | Name | Type | Reset | Description |
|-----------|------|------|-------|---|
| 7:4 | HPTR | RO | 0x0 | FIFO Head Pointer |
| | | | | This field contains the current "head" pointer index for the FIFO, that is, the next entry to be written. |
| 3:0 | TPTR | RO | 0x0 | FIFO Tail Pointer |
| | | | | This field contains the current "tail" pointer index for the FIFO, that is, the next entry to be read. |

Register 23: ADC Sample Sequence 0 Operation (ADCSSOP0), offset 0x050

This register determines whether the sample from the given conversion on Sample Sequence 0 is saved in the Sample Sequence FIFO0 or sent to the digital comparator unit.

ADC Sample Sequence 0 Operation (ADCSSOP0)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x050

Type R/W, reset 0x0000.0000

| Турс | 10 00, 100 | oci oxoooo. | 5000 | | | | | | | | | | | | | | |
|-------|---------------|-------------|-------|------------|----|----------|-------|----------|---|----------------------------|------------|------------|-------------|------------|----------|----------|--|
| _ | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | |
| | | reserved | | S7DCOP | | reserved | | S6DCOP | | reserved | | S5DCOP | | reserved | | S4DCOP | |
| Туре | RO | RO | RO | R/W | RO | RO | RO | R/W | RO | RO | RO | R/W | RO | RO | RO | R/W | |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| | | reserved | | S3DCOP | | reserved | | S2DCOP | | reserved | | S1DCOP | | reserved | | SODCOP | |
| Туре | RO | RO | RO | R/W | RO | RO | RO | R/W | RO | RO | RO | R/W | RO | RO | RO | R/W | |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| | | | | | | | | | | | | | | | | | |
| В | Bit/Field | | Nan | ne | Ту | pe | Reset | Des | cription | | | | | | | | |
| | 31:29 | | reser | ved | R | .O | 0x0 | Soft | ware sh | nould not r | ely on t | he value | of a res | erved bit. | To pro | vide | |
| | | | | | | | | | | y with futu | • | | | | | | |
| | | | | | | | | pres | erved a | across a re | ad-mo | dify-write | operati | on. | | | |
| | 28 | | S7DC | S7DCOP R/W | | | 0 | Sam | ple 7 D | igital Com | parato | Operation | n | | | | |
| | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | cription | | | | | | | |
| | | | | | | | | 1 | | eighth sar | • | | _ | • | | • | |
| | | | | | | | | | - | he s7DCSI ot written t | | | ,55DC | register, | and th | e value | |
| | | | | | | | | 0 | The | eighth sai | mple is | saved in | Sample | Sequenc | e FIFC | 00. | |
| | | | | | | | | | | | | | | | | | |
| | 27:25 | | reser | ved | R | O. | 0x0 | Soft | ware sh | nould not r | ely on t | he value | of a res | erved bit. | To pro | vide | |
| | | | | | | | | | compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. | | | | | | | | |
| | | | | | | | | pres | erved a | across a re | ad-mo | dify-write | operati | on. | | | |
| | 24 | | S6DC | OP | R | W | 0 | Sam | ple 6 D | igital Com | parato | Operation | n | | | | |
| | | | | | | | | Sam | ne defin | ition as S7 | DCOP I | out used o | during t | he seventl | h samp | ole. | |
| | | | | | _ | | | | | | | | _ | | _ | | |
| | 23:21 | | reser | ved | R | .0 | 0x0 | | | nould not r y with futu | • | | | | | | |
| | | | | | | | | | • | across a re | • | | | | Ju Dit 3 | nould be | |
| 27.00 | | | | | | • | • | | | | · · | | | | | | |
| | 20 S5DCOP R/W | | | | | 0 | Sam | iple 5 D | igital Com | parato | r Operatio | on | | | | | |
| | | | | | | | Sam | ne defin | ition as S7 | DCOP I | out used o | during t | ne sixth sa | ample. | | | |
| | 19:17 | | reser | ved | R | .O | 0x0 | Soft | ware sh | nould not r | ely on t | he value | of a res | erved bit. | To pro | vide | |
| | | | | | | | | com | compatibility with future products, the value of a reserved bit should be | | | | | | | | |
| | | | | | | | | pres | erved a | across a re | ad-mo | dify-write | operati | on. | | | |
| | 16 | | S4D0 | OP | R | W | 0 | Sam | nple 4 D | igital Com | parato | Operation | n | | | | |
| | . 3 | | 0.00 | | | | • | 0 | | | | | | | | | |

Same definition as S7DCOP but used during the fifth sample.

| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 15:13 | reserved | RO | 0x0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 12 | S3DCOP | R/W | 0 | Sample 3 Digital Comparator Operation |
| | | | | Same definition as S7DCOP but used during the fourth sample. |
| 11:9 | reserved | RO | 0x0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 8 | S2DCOP | R/W | 0 | Sample 2 Digital Comparator Operation |
| | | | | Same definition as S7DCOP but used during the third sample. |
| 7:5 | reserved | RO | 0x0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 4 | S1DCOP | R/W | 0 | Sample 1 Digital Comparator Operation |
| | | | | Same definition as S7DCOP but used during the second sample. |
| 3:1 | reserved | RO | 0x0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 0 | SODCOP | R/W | 0 | Sample 0 Digital Comparator Operation |
| | | | | Same definition as S7DCOP but used during the first sample. |

Register 24: ADC Sample Sequence 0 Digital Comparator Select (ADCSSDC0), offset 0x054

This register determines which digital comparator receives the sample from the given conversion on Sample Sequence 0, if the corresponding SnDCOP bit in the **ADCSSOP0** register is set.

ADC Sample Sequence 0 Digital Comparator Select (ADCSSDC0)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x054


27.24

SEDCSEI

 $D\Lambda\Lambda$

 $\cap \vee \cap$

Type R/W, reset 0x0000.0000



| Bit/Field | Name | туре | Reset | Description |
|-----------|---------|------|-------|------------------------------------|
| 31:28 | S7DCSEL | R/W | 0x0 | Sample 7 Digital Comparator Select |

When the S7DCOP bit in the **ADCSSOP0** register is set, this field indicates which digital comparator unit (and its associated set of control registers) receives the eighth sample from Sample Sequencer 0.

Note: Values not listed are reserved.

| Value | Description | | | | | | | | | |
|------------------------------------|---|--|--|--|--|--|--|--|--|--|
| 0x0 | Digital Comparator Unit 0 (ADCDCCMP0 and ADCCCTL0) | | | | | | | | | |
| 0x1 | Digital Comparator Unit 1 (ADCDCCMP1 and ADCCCTL1) | | | | | | | | | |
| 0x2 | Digital Comparator Unit 2 (ADCDCCMP2 and ADCCCTL2) | | | | | | | | | |
| 0x3 | Digital Comparator Unit 3 (ADCDCCMP3 and ADCCCTL3) | | | | | | | | | |
| 0x4 | Digital Comparator Unit 4 (ADCDCCMP4 and ADCCCTL4) | | | | | | | | | |
| 0x5 | Digital Comparator Unit 5 (ADCDCCMP5 and ADCCCTL5) | | | | | | | | | |
| 0x6 | Digital Comparator Unit 6 (ADCDCCMP6 and ADCCCTL6) | | | | | | | | | |
| 0x7 | Digital Comparator Unit 7 (ADCDCCMP7 and ADCCCTL7) | | | | | | | | | |
| | | | | | | | | | | |
| Sample 6 Digital Comparator Select | | | | | | | | | | |
| | eld has the same encodings as $\mathtt{S7DCSEL}$ but is used during the h sample. | | | | | | | | | |

| 27:24 | SOUCSEL | R/VV | UXU | Sample 6 Digital Comparator Select |
|-------|---------|------|-----|---|
| | | | | This field has the same encodings as ${\tt S7DCSEL}$ but is used during the seventh sample. |
| 23:20 | S5DCSEL | R/W | 0x0 | Sample 5 Digital Comparator Select |
| | | | | This field has the same encodings as ${\tt S7DCSEL}$ but is used during the sixth sample. |
| 19:16 | S4DCSEL | R/W | 0x0 | Sample 4 Digital Comparator Select |
| | | | | |

This field has the same encodings as ${\tt S7DCSEL}$ but is used during the fifth sample.

| Bit/Field | Name | Туре | Reset | Description |
|-----------|---------|------|-------|--|
| 15:12 | S3DCSEL | R/W | 0x0 | Sample 3 Digital Comparator Select |
| | | | | This field has the same encodings as ${\tt S7DCSEL}$ but is used during the fourth sample. |
| 11:8 | S2DCSEL | R/W | 0x0 | Sample 2 Digital Comparator Select |
| | | | | This field has the same encodings as ${\tt S7DCSEL}$ but is used during the third sample. |
| 7:4 | S1DCSEL | R/W | 0x0 | Sample 1 Digital Comparator Select |
| | | | | This field has the same encodings as ${\tt S7DCSEL}$ but is used during the second sample. |
| 3:0 | SODCSEL | R/W | 0x0 | Sample 0 Digital Comparator Select |
| | | | | This field has the same encodings as ${\tt S7DCSEL}$ but is used during the first sample. |

Register 25: ADC Sample Sequence Input Multiplexer Select 1 (ADCSSMUX1), offset 0x060

Register 26: ADC Sample Sequence Input Multiplexer Select 2 (ADCSSMUX2), offset 0x080

This register defines the analog input configuration for each sample in a sequence executed with Sample Sequencer 1 or 2. These registers are 16 bits wide and contain information for four possible samples. See the **ADCSSMUX0** register on page 471 for detailed bit descriptions. The **ADCSSMUX1** register affects Sample Sequencer 1 and the **ADCSSMUX2** register affects Sample Sequencer 2.

ADC Sample Sequence Input Multiplexer Select 1 (ADCSSMUX1)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x060

Type R/W, reset 0x0000.0000

| | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|---------------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|
| | | | 1 | | | | | rese | erved | | | | | | | |
| Туре | RO |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | reserved | | MUX3 | | reserved | | MUX2 | | reserved | | MUX1 | | reserved | | MUX0 | |
| Type Reset | RO 0 | R/W 0 | R/W 0 | R/W 0 |

| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|--------|---|
| 31:15 | reserved | RO | 0x0000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 14:12 | MUX3 | R/W | 0x0 | 4th Sample Input Select |
| 11 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 10:8 | MUX2 | R/W | 0x0 | 3rd Sample Input Select |
| 7 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 6:4 | MUX1 | R/W | 0x0 | 2nd Sample Input Select |
| 3 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 2:0 | MUX0 | R/W | 0x0 | 1st Sample Input Select |

Register 27: ADC Sample Sequence Control 1 (ADCSSCTL1), offset 0x064 Register 28: ADC Sample Sequence Control 2 (ADCSSCTL2), offset 0x084

These registers contain the configuration information for each sample for a sequence executed with Sample Sequencer 1 or 2. When configuring a sample sequence, the END bit must be set for the final sample, whether it be after the first sample, fourth sample, or any sample in between. These registers are 16-bits wide and contain information for four possible samples. See the **ADCSSCTL0** register on page 473 for detailed bit descriptions. The **ADCSSCTL1** register configures Sample Sequencer 1 and the **ADCSSCTL2** register configures Sample Sequencer 2.

ADC Sample Sequence Control 1 (ADCSSCTL1)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x064 Type R/W, reset 0x0000.0000

| | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|---------------|----------|----------|----------|----------|----------|----------|----------|----------|-----------|----------|----------|----------|----------|----------|----------|----------|
| | | | | | | | | rese | rved I | | | | | | | |
| Туре | RO | RO | RO | RO | RO | RO | RO | RO |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | TS3 | IE3 | END3 | D3 | TS2 | IE2 | END2 | D2 | TS1 | IE1 | END1 | D1 | TS0 | IE0 | END0 | D0 |
| Type Reset | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 |

| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|--------|---|
| 31:16 | reserved | RO | 0x0000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 15 | TS3 | R/W | 0 | 4th Sample Temp Sensor Select |
| 14 | IE3 | R/W | 0 | Same definition as TS7 but used during the fourth sample. 4th Sample Interrupt Enable Same definition as IE7 but used during the fourth sample. |
| 13 | END3 | R/W | 0 | 4th Sample is End of Sequence Same definition as END7 but used during the fourth sample. |
| 12 | D3 | R/W | 0 | 4th Sample Diff Input Select Same definition as D7 but used during the fourth sample. |
| 11 | TS2 | R/W | 0 | 3rd Sample Temp Sensor Select Same definition as TS7 but used during the third sample. |
| 10 | IE2 | R/W | 0 | 3rd Sample Interrupt Enable Same definition as IE7 but used during the third sample. |
| 9 | END2 | R/W | 0 | 3rd Sample is End of Sequence Same definition as END7 but used during the third sample. |
| 8 | D2 | R/W | 0 | 3rd Sample Diff Input Select Same definition as D7 but used during the third sample. |

| Bit/Field | Name | Туре | Reset | Description |
|-----------|------|------|-------|---|
| 7 | TS1 | R/W | 0 | 2nd Sample Temp Sensor Select |
| 6 | IE1 | R/W | 0 | Same definition as TS7 but used during the second sample. 2nd Sample Interrupt Enable Same definition as TE7 but used during the second sample. |
| 5 | END1 | R/W | 0 | 2nd Sample is End of Sequence Same definition as END7 but used during the second sample. |
| 4 | D1 | R/W | 0 | 2nd Sample Diff Input Select Same definition as D7 but used during the second sample. |
| 3 | TS0 | R/W | 0 | 1st Sample Temp Sensor Select Same definition as TS7 but used during the first sample. |
| 2 | IE0 | R/W | 0 | 1st Sample Interrupt Enable Same definition as IE7 but used during the first sample. |
| 1 | END0 | R/W | 0 | 1st Sample is End of Sequence Same definition as END7 but used during the first sample. |
| 0 | D0 | R/W | 0 | 1st Sample Diff Input Select Same definition as D7 but used during the first sample. |

Register 29: ADC Sample Sequence 1 Operation (ADCSSOP1), offset 0x070 Register 30: ADC Sample Sequence 2 Operation (ADCSSOP2), offset 0x090

This register determines whether the sample from the given conversion on Sample Sequence n is saved in the Sample Sequence n FIFO or sent to the digital comparator unit. The ADCSSOP1 register controls Sample Sequencer 1 and the ADCSSOP2 register controls Sample Sequencer 2.

ADC Sample Sequence 1 Operation (ADCSSOP1)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x070

Type R/W, reset 0x0000.0000

| | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | |
|--------------------------|----------------|----------|---------|----------|---------|----------|--|---------------------------------------|-------------|------------|-----------|-------------|---|----------------------------------|---------|----------|--|
| | | ' | | ' ' | ' | | ' ' | rese | rved | | | | | | | • | |
| Type Reset | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | |
| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| | | reserved | | S3DCOP | ſ | reserved | | S2DCOP | | reserved | | S1DCOP | | reserved | | SODCOP | |
| Type Reset | RO 0 | RO 0 | RO 0 | R/W 0 | RO 0 | RO 0 | RO 0 | R/W 0 | RO 0 | RO 0 | RO 0 | R/W 0 | RO 0 | RO 0 | RO 0 | R/W 0 | |
| E | Bit/Field | | Nam | ne | Тур | е | Reset | Des | Description | | | | | | | | |
| | 31:13 | | reserv | ved | RO |) | 0x0000.0 Software should not rely on the value of a reserve compatibility with future products, the value of a represerved across a read-modify-write operation. | | | | | | | f a reserve | | | |
| 12 S3DCOP R/W 0 Sample 3 | | | | | | | | | ple 3 Di | igital Com | parato | Operatio | n | | | | |
| | | | | | | | | Valu | ue Desc | cription | | | | | | | |
| | | | | | | | | 1 | by th | | ⊡L bit in | the ADC | • | comparato In register | | • | |
| | | | | | | | | 0 | The | fourth sar | mple is | saved in S | Sample | Sequenc | e FIFO | n. | |
| | 11:9 | | reserv | ved | RO |) | 0x0 | com | patibility | with futu | re prod | ucts, the v | e of a reserved bit. To provide e value of a reserved bit should be te operation. | | | | |
| | 8 | | S2DC | OP | RΛ | V | 0 | Sam | ple 2 Di | igital Com | parato | Operatio | n | | | | |
| | | | | | | | | Sam | ne defini | tion as sa | BDCOP k | out used d | luring tl | he third sa | ample. | | |
| | 7:5 | | reserv | ved | R |) | 0x0 | com | patibility | with futu | re prod | | alue of | erved bit. f a reserve on. | | | |
| | 4 | | S1DC | OP | RΛ | V | 0 | Sam | ple 1 Di | igital Com | parato | Operatio | n | | | | |
| | | | | | | | | Sam | ne defini | tion as sa | BDCOP b | out used d | luring tl | ne second | samp | e. | |
| | 3:1 | | reserv | ved | R |) | 0x0 | com | patibility | with futu | re prod | | alue of | erved bit. f a reserve on. | | | |
| | 0 SODCOP R/W 0 | | | | | 0 | Sam | Sample 0 Digital Comparator Operation | | | | | | | | | |
| | | | | | | | | Sam | ne defini | tion as sa | DCOP k | out used d | luring tl | he first sa | mple. | | |

Register 31: ADC Sample Sequence 1 Digital Comparator Select (ADCSSDC1), offset 0x074

Register 32: ADC Sample Sequence 2 Digital Comparator Select (ADCSSDC2), offset 0x094

These registers determine which digital comparator receives the sample from the given conversion on Sample Sequence n if the corresponding SnDCOP bit in the ADCSSOPn register is set. The ADCSSDC1 register controls the selection for Sample Sequencer 1 and the ADCSSDC2 register controls the selection for Sample Sequencer 2.

ADC Sample Sequence 1 Digital Comparator Select (ADCSSDC1)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x074

11:8

S2DCSEL

R/W

0x0

Type R/W, reset 0x0000.0000

| | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|---------------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|
| | | | | | | | | rese | rved | | | | | | | |
| Type . | RO |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | S3D0 | CSEL | | | S2DCSEL | | | | S1DCSEL | | | SODCSEL | | | |
| Type Reset | R/W 0 |

| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|--------|---|
| 31:16 | reserved | RO | 0x0000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 15:12 | S3DCSEL | R/W | 0x0 | Sample 3 Digital Comparator Select |

When the S3DCOP bit in the **ADCSSOPn** register is set, this field indicates which digital comparator unit (and its associated set of control registers) receives the eighth sample from Sample Sequencer n.

Note: Values not listed are reserved.

| Value Description |
|--|
| 0x0 Digital Comparator Unit 0 (ADCDCCMP0 and ADCCCTL0) |
| 0x1 Digital Comparator Unit 1 (ADCDCCMP1 and ADCCCTL1) |
| 0x2 Digital Comparator Unit 2 (ADCDCCMP2 and ADCCCTL2) |
| 0x3 Digital Comparator Unit 3 (ADCDCCMP3 and ADCCCTL3) |
| 0x4 Digital Comparator Unit 4 (ADCDCCMP4 and ADCCCTL4) |
| 0x5 Digital Comparator Unit 5 (ADCDCCMP5 and ADCCCTL5) |
| 0x6 Digital Comparator Unit 6 (ADCDCCMP6 and ADCCCTL6) |
| 0x7 Digital Comparator Unit 7 (ADCDCCMP7 and ADCCCTL7) |
| |
| Sample 2 Digital Comparator Select |

This field has the same encodings as ${\tt S3DCSEL}$ but is used during the third sample.

| Bit/Field | Name | Type | Reset | Description |
|-----------|---------|------|-------|--|
| 7:4 | S1DCSEL | R/W | 0x0 | Sample 1 Digital Comparator Select |
| | | | | This field has the same encodings as ${\tt S3DCSEL}$ but is used during the second sample. |
| 3:0 | SODCSEL | R/W | 0x0 | Sample 0 Digital Comparator Select |
| | | | | This field has the same encodings as ${\tt S3DCSEL}$ but is used during the first sample. |


Register 33: ADC Sample Sequence Input Multiplexer Select 3 (ADCSSMUX3), offset 0x0A0

This register defines the analog input configuration for the sample executed with Sample Sequencer 3. This register is 4 bits wide and contains information for one possible sample. See the ADCSSMUX0 register on page 471 for detailed bit descriptions.

ADC Sample Sequence Input Multiplexer Select 3 (ADCSSMUX3)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x0A0

Type R/W, reset 0x0000.0000




| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|------------|---|
| 31:3 | reserved | RO | 0x0000.000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 2:0 | MUX0 | R/W | 0 | 1st Sample Input Select |

Register 34: ADC Sample Sequence Control 3 (ADCSSCTL3), offset 0x0A4

This register contains the configuration information for a sample executed with Sample Sequencer 3. The ENDO bit is always set as this sequencer can execute only one sample. This register is 4 bits wide and contains information for one possible sample. See the **ADCSSCTLO** register on page 473 for detailed bit descriptions.

ADC Sample Sequence Control 3 (ADCSSCTL3)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x0A4 Type R/W, reset 0x0000.0002



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|------------|---|
| 31:4 | reserved | RO | 0x0000.000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 3 | TS0 | R/W | 0 | 1st Sample Temp Sensor Select Same definition as TS7 but used during the first sample. |
| 2 | IE0 | R/W | 0 | 1st Sample Interrupt Enable Same definition as IE7 but used during the first sample. |
| 1 | END0 | R/W | 1 | 1st Sample is End of Sequence Same definition as END7 but used during the first sample. Because this sequencer has only one entry, this bit must be set. |
| 0 | D0 | R/W | 0 | 1st Sample Diff Input Select Same definition as D7 but used during the first sample. |


Register 35: ADC Sample Sequence 3 Operation (ADCSSOP3), offset 0x0B0

This register determines whether the sample from the given conversion on Sample Sequence 3 is saved in the Sample Sequence 3 FIFO or sent to the digital comparator unit.

ADC Sample Sequence 3 Operation (ADCSSOP3)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x0B0

Type R/W, reset 0x0000.0000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|------------|---|
| 31:1 | reserved | RO | 0x0000.000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 0 | SODCOP | R/W | 0 | Sample 0 Digital Comparator Operation |

Value Description

- The sample is sent to the digital comparator unit specified by the SODCSEL bit in the ADCSSDC03 register, and the value is not written to the FIFO.
- 0 The sample is saved in Sample Sequence FIFO3.


Register 36: ADC Sample Sequence 3 Digital Comparator Select (ADCSSDC3), offset 0x0B4

This register determines which digital comparator receives the sample from the given conversion on Sample Sequence 3 if the corresponding SnDCOP bit in the **ADCSSOP3** register is set.

ADC Sample Sequence 3 Digital Comparator Select (ADCSSDC3)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x0B4

Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|------------|---|
| 31:4 | reserved | RO | 0x0000.000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 3:0 | SODCSEL | R/W | 0x0 | Sample 0 Digital Comparator Select |

When the SODCOP bit in the **ADCSSOP3** register is set, this field indicates which digital comparator unit (and its associated set of control registers) receives the sample from Sample Sequencer 3.

Note: Values not listed are reserved.

Value Description Digital Comparator Unit 0 (ADCDCCMP0 and ADCCCTL0) Digital Comparator Unit 1 (ADCDCCMP1 and ADCCCTL1) 0x1 Digital Comparator Unit 2 (ADCDCCMP2 and ADCCCTL2) 0x2 Digital Comparator Unit 3 (ADCDCCMP3 and ADCCCTL3) 0x3 Digital Comparator Unit 4 (ADCDCCMP4 and ADCCCTL4) 0x4 0x5 Digital Comparator Unit 5 (ADCDCCMP5 and ADCCCTL5) Digital Comparator Unit 6 (ADCDCCMP6 and ADCCCTL6) 0x6 0x7 Digital Comparator Unit 7 (ADCDCCMP7 and ADCCCTL7)

Register 37: ADC Digital Comparator Reset Initial Conditions (ADCDCRIC), offset 0xD00

This register provides the ability to reset any of the digital comparator interrupt or trigger functions back to their initial conditions. Resetting these functions ensures that the data that is being used by the interrupt and trigger functions in the digital comparator unit is not stale.


ADC Digital Comparator Reset Initial Conditions (ADCDCRIC)

DCTRIG7

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0xD00

23

Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:24 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |

0

Value Description

Digital Comparator Trigger 7

 Resets the Digital Comparator 7 trigger unit to its initial conditions.

0 No effect.

When the trigger has been cleared, this bit is automatically cleared.

Because the digital comparators use the current and previous ADC conversion values to determine when to assert the trigger, it is important to reset the digital comparator to initial conditions when starting a new sequence so that stale data is not used.

22 DCTRIG6 R/W 0 Digital Comparator Trigger 6

R/W

Value Description

 Resets the Digital Comparator 6 trigger unit to its initial conditions.

0 No effect.

When the trigger has been cleared, this bit is automatically cleared.

Because the digital comparators use the current and previous ADC conversion values to determine when to assert the trigger, it is important to reset the digital comparator to initial conditions when starting a new sequence so that stale data is not used.

| Bit/Field | Name | Туре | Reset | Description |
|-----------|---------|------|-------|--|
| 21 | DCTRIG5 | R/W | 0 | Digital Comparator Trigger 5 |
| | | | | Value Description |
| | | | | 1 Resets the Digital Comparator 5 trigger unit to its initial conditions. |
| | | | | 0 No effect. |
| | | | | When the trigger has been cleared, this bit is automatically cleared. |
| | | | | Because the digital comparators use the current and previous ADC conversion values to determine when to assert the trigger, it is important to reset the digital comparator to initial conditions when starting a new sequence so that stale data is not used. |
| 20 | DCTRIG4 | R/W | 0 | Digital Comparator Trigger 4 |
| | | | | Value Description |
| | | | | 1 Resets the Digital Comparator 4 trigger unit to its initial conditions. |
| | | | | 0 No effect. |
| | | | | When the trigger has been cleared, this bit is automatically cleared. |
| | | | | Because the digital comparators use the current and previous ADC conversion values to determine when to assert the trigger, it is important to reset the digital comparator to initial conditions when starting a new sequence so that stale data is not used. |
| 19 | DCTRIG3 | R/W | 0 | Digital Comparator Trigger 3 |
| | | | | Value Description |
| | | | | 1 Resets the Digital Comparator 3 trigger unit to its initial conditions. |
| | | | | 0 No effect. |
| | | | | When the trigger has been cleared, this bit is automatically cleared. |
| | | | | Because the digital comparators use the current and previous ADC conversion values to determine when to assert the trigger, it is important to reset the digital comparator to initial conditions when starting a new sequence so that stale data is not used. |
| 18 | DCTRIG2 | R/W | 0 | Digital Comparator Trigger 2 |
| | | | | Value Description |
| | | | | Resets the Digital Comparator 2 trigger unit to its initial conditions. |
| | | | | 0 No effect. |
| | | | | When the trigger has been cleared, this bit is automatically cleared. |
| | | | | Because the digital comparators use the current and previous ADC conversion values to determine when to assert the trigger, it is important to reset the digital comparator to initial conditions when starting a new sequence so that stale data is not used. |

| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|--|
| 17 | DCTRIG1 | R/W | 0 | Digital Comparator Trigger 1 |
| | | | | Value Description |
| | | | | Resets the Digital Comparator 1 trigger unit to its initial conditions. |
| | | | | 0 No effect. |
| | | | | When the trigger has been cleared, this bit is automatically cleared. |
| | | | | Because the digital comparators use the current and previous ADC conversion values to determine when to assert the trigger, it is important to reset the digital comparator to initial conditions when starting a new sequence so that stale data is not used. |
| 16 | DCTRIG0 | R/W | 0 | Digital Comparator Trigger 0 |
| | | | | Value Description |
| | | | | Resets the Digital Comparator 0 trigger unit to its initial conditions. |
| | | | | 0 No effect. |
| | | | | When the trigger has been cleared, this bit is automatically cleared. |
| | | | | Because the digital comparators use the current and previous ADC conversion values to determine when to assert the trigger, it is important to reset the digital comparator to initial conditions when starting a new sequence so that stale data is not used. |
| 15:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7 | DCINT7 | R/W | 0 | Digital Comparator Interrupt 7 |
| | | | | Value Description |
| | | | | 1 Resets the Digital Comparator 7 interrupt unit to its initial conditions. |
| | | | | 0 No effect. |
| | | | | When the interrupt has been cleared, this bit is automatically cleared. |
| | | | | Because the digital comparators use the current and previous ADC |

Because the digital comparators use the current and previous ADC conversion values to determine when to assert the interrupt, it is important to reset the digital comparator to initial conditions when starting a new sequence so that stale data is not used.

| Bit/Field | Name | Туре | Reset | Description |
|-----------|--------|------|-------|--|
| 6 | DCINT6 | R/W | 0 | Digital Comparator Interrupt 6 |
| | | | | Value Description |
| | | | | 1 Resets the Digital Comparator 6 interrupt unit to its initial conditions. |
| | | | | 0 No effect. |
| | | | | When the interrupt has been cleared, this bit is automatically cleared. |
| | | | | Because the digital comparators use the current and previous ADC conversion values to determine when to assert the interrupt, it is important to reset the digital comparator to initial conditions when starting a new sequence so that stale data is not used. |
| 5 | DCINT5 | R/W | 0 | Digital Comparator Interrupt 5 |
| | | | | Value Description |
| | | | | 1 Resets the Digital Comparator 5 interrupt unit to its initial conditions. |
| | | | | 0 No effect. |
| | | | | When the interrupt has been cleared, this bit is automatically cleared. |
| | | | | Because the digital comparators use the current and previous ADC conversion values to determine when to assert the interrupt, it is important to reset the digital comparator to initial conditions when starting a new sequence so that stale data is not used. |
| 4 | DCINT4 | R/W | 0 | Digital Comparator Interrupt 4 |
| | | | | Value Description |
| | | | | 1 Resets the Digital Comparator 4 interrupt unit to its initial conditions. |
| | | | | 0 No effect. |
| | | | | When the interrupt has been cleared, this bit is automatically cleared. |
| | | | | Because the digital comparators use the current and previous ADC conversion values to determine when to assert the interrupt, it is important to reset the digital comparator to initial conditions when starting a new sequence so that stale data is not used. |
| 3 | DCINT3 | R/W | 0 | Digital Comparator Interrupt 3 |
| | | | | Value Description |
| | | | | 1 Resets the Digital Comparator 3 interrupt unit to its initial conditions. |
| | | | | 0 No effect. |
| | | | | When the interrupt has been cleared, this bit is automatically cleared. |
| | | | | Because the digital comparators use the current and previous ADC conversion values to determine when to assert the interrupt, it is important to reset the digital comparator to initial conditions when starting a new sequence so that stale data is not used. |

| Bit/Field | Name | Туре | Reset | Description |
|-----------|--------|------|-------|--|
| 2 | DCINT2 | R/W | 0 | Digital Comparator Interrupt 2 |
| | | | | Value Description |
| | | | | 1 Resets the Digital Comparator 2 interrupt unit to its initial conditions. |
| | | | | 0 No effect. |
| | | | | When the interrupt has been cleared, this bit is automatically cleared. |
| | | | | Because the digital comparators use the current and previous ADC conversion values to determine when to assert the interrupt, it is important to reset the digital comparator to initial conditions when starting a new sequence so that stale data is not used. |
| 1 | DCINT1 | R/W | 0 | Digital Comparator Interrupt 1 |
| | | | | Value Description |
| | | | | Resets the Digital Comparator 1 interrupt unit to its initial conditions. |
| | | | | 0 No effect. |
| | | | | When the interrupt has been cleared, this bit is automatically cleared. |
| | | | | Because the digital comparators use the current and previous ADC conversion values to determine when to assert the interrupt, it is important to reset the digital comparator to initial conditions when starting a new sequence so that stale data is not used. |
| 0 | DCINT0 | R/W | 0 | Digital Comparator Interrupt 0 |
| | | | | Value Description |
| | | | | 1 Resets the Digital Comparator 0 interrupt unit to its initial conditions. |
| | | | | 0 No effect. |
| | | | | When the interrupt has been cleared, this bit is automatically cleared. |
| | | | | Because the digital comparators use the current and previous ADC conversion values to determine when to assert the interrupt, it is important to reset the digital comparator to initial conditions when starting |


Because the digital comparators use the current and previous ADC conversion values to determine when to assert the interrupt, it is important to reset the digital comparator to initial conditions when starting a new sequence so that stale data is not used.

Register 38: ADC Digital Comparator Control 0 (ADCDCCTL0), offset 0xE00 Register 39: ADC Digital Comparator Control 1 (ADCDCCTL1), offset 0xE04 Register 40: ADC Digital Comparator Control 2 (ADCDCCTL2), offset 0xE08 Register 41: ADC Digital Comparator Control 3 (ADCDCCTL3), offset 0xE0C Register 42: ADC Digital Comparator Control 4 (ADCDCCTL4), offset 0xE10 Register 43: ADC Digital Comparator Control 5 (ADCDCCTL5), offset 0xE14 Register 44: ADC Digital Comparator Control 6 (ADCDCCTL6), offset 0xE18 Register 45: ADC Digital Comparator Control 7 (ADCDCCTL7), offset 0xE1C

This register provides the comparison encodings that generate an interrupt or PWM trigger.

ADC Digital Comparator Control 0 (ADCDCCTL0)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0xE00 Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|----------|---|
| 31:13 | reserved | RO | 0x0000.0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 12 | CTE | R/W | 0 | Comparison Trigger Enable |

Value Description

- 1 Enables the trigger function state machine. The ADC conversion data is used to determine if a trigger should be generated according to the programming of the CTC and CTM fields.
- O Disables the trigger function state machine. ADC conversion data is ignored by the trigger function.

| Bit/Field | Name | Туре | Reset | Description | | | | | | | |
|-----------|----------|------|-------|---|--|--|--|--|--|--|--|
| 11:10 | СТС | R/W | 0x0 | Comparison Trigger Condition | | | | | | | |
| | | | | This field specifies the operational region in which a trigger is generated when the ADC conversion data is compared against the values of COMPO and COMP1. The COMPO and COMP1 fields are defined in the ADCDCCMPx registers. | | | | | | | |
| | | | | Value Description | | | | | | | |
| | | | | 0x0 Low Band | | | | | | | |
| | | | | ADC Data < COMPO and < COMP1 | | | | | | | |
| | | | | 0x1 Mid Band | | | | | | | |
| | | | | COMP0 ≤ ADC Data < COMP1 | | | | | | | |
| | | | | 0x2 reserved | | | | | | | |
| | | | | 0x3 High Band | | | | | | | |
| | | | | COMP0 ≤ COMP1 ≤ ADC Data | | | | | | | |
| 9:8 | СТМ | R/W | 0x0 | Comparison Trigger Mode | | | | | | | |
| | | | | This field specifies the mode by which the trigger comparison is made | | | | | | | |
| | | | | Value Description | | | | | | | |
| | | | | 0x0 Always | | | | | | | |
| | | | | This mode generates a trigger every time the ADC conversion | | | | | | | |
| | | | | data falls within the selected operational region. | | | | | | | |
| | | | | 0x1 Once | | | | | | | |
| | | | | This mode generates a trigger the first time that the ADC conversion data enters the selected operational region. | | | | | | | |
| | | | | 0x2 Hysteresis Always | | | | | | | |
| | | | | This mode generates a trigger when the ADC conversion data falls within the selected operational region and continues to generate the trigger until the hysteresis condition is cleared by entering the opposite operational region. | | | | | | | |
| | | | | Note that the hysteresis modes are only defined for \mbox{CTC} encodings of 0x0 and 0x3. | | | | | | | |
| | | | | 0x3 Hysteresis Once | | | | | | | |
| | | | | This mode generates a trigger the first time that the ADC conversion data falls within the selected operational region. No additional triggers are generated until the hysteresis condition is cleared by entering the opposite operational region. | | | | | | | |
| | | | | Note that the hysteresis modes are only defined for CTC encodings of 0x0 and 0x3. | | | | | | | |
| 7:5 | reserved | RO | 0x0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. | | | | | | | |

| Bit/Field | Name | Туре | Reset | Description | | | | | | |
|-----------|------|------|-------|---|--|--|--|--|--|--|
| 4 | CIE | R/W | 0 | Comparison Interrupt Enable | | | | | | |
| | | | | Value Description | | | | | | |
| | | | | 1 Enables the comparison interrupt. The ADC conversion data is used to determine if an interrupt should be generated according to the programming of the CIC and CIM fields. | | | | | | |
| | | | | 0 Disables the comparison interrupt. ADC conversion data has no effect on interrupt generation. | | | | | | |
| 3:2 | CIC | R/W | 0x0 | Comparison Interrupt Condition | | | | | | |
| | | | | This field specifies the operational region in which an interrupt is generated when the ADC conversion data is compared against the values of COMPO and COMP1. The COMPO and COMP1 fields are defined in the ADCDCCMPx registers. | | | | | | |
| | | | | Value Description | | | | | | |
| | | | | 0x0 Low Band | | | | | | |
| | | | | ADC Data < COMP0 and < COMP1 | | | | | | |
| | | | | 0x1 Mid Band | | | | | | |
| | | | | COMP0 ≤ ADC Data < COMP1 | | | | | | |
| | | | | 0x2 reserved | | | | | | |
| | | | | 0x3 High Band | | | | | | |
| | | | | COMP0 < COMP1 ≤ ADC Data | | | | | | |

| Bit/Field | Name | Type | Reset | Description |
|-----------|------|------|-------|--|
| 1:0 | CIM | R/W | 0x0 | Comparison Interrupt Mode |
| | | | | This field specifies the mode by which the interrupt comparison is made. |

Value Description

0x0 Always

This mode generates an interrupt every time the ADC conversion data falls within the selected operational region.

0x1 Once

This mode generates an interrupt the first time that the ADC conversion data enters the selected operational region.

0x2 Hysteresis Always

This mode generates an interrupt when the ADC conversion data falls within the selected operational region and continues to generate the interrupt until the hysteresis condition is cleared by entering the opposite operational region.

Note that the hysteresis modes are only defined for \mathtt{CTC} encodings of 0x0 and 0x3.

0x3 Hysteresis Once

This mode generates an interrupt the first time that the ADC conversion data falls within the selected operational region. No additional interrupts are generated until the hysteresis condition is cleared by entering the opposite operational region.

Note that the hysteresis modes are only defined for ${\tt CTC}$ encodings of 0x0 and 0x3.

Register 46: ADC Digital Comparator Range 0 (ADCDCCMP0), offset 0xE40 Register 47: ADC Digital Comparator Range 1 (ADCDCCMP1), offset 0xE44 Register 48: ADC Digital Comparator Range 2 (ADCDCCMP2), offset 0xE48 Register 49: ADC Digital Comparator Range 3 (ADCDCCMP3), offset 0xE4C Register 50: ADC Digital Comparator Range 4 (ADCDCCMP4), offset 0xE50 Register 51: ADC Digital Comparator Range 5 (ADCDCCMP5), offset 0xE54 Register 52: ADC Digital Comparator Range 6 (ADCDCCMP6), offset 0xE58 Register 53: ADC Digital Comparator Range 7 (ADCDCCMP7), offset 0xE5C

This register defines the comparison values that are used to determine if the ADC conversion data falls in the appropriate operating region. Note that the value in the COMP1 field must be greater than or equal to the value in the COMP0 field or unexpected results can occur.

COMP1

The value in this field is compared against the ADC conversion data. The result of the comparison is used to determine if the data lies within

ADC Digital Comparator Range 0 (ADCDCCMP0)

reserved

COMP0

R/W

0x000

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0xE40 Type R/W, reset 0x0000.0000

9:0

| l. l | | | | | | | | | | | | | | | | |
|----------------|-------------|---------|---------|---------|------------------|-------|---|---|---|------------------------------------|------------|------------|-----------------|------------|------------|----------|
| Туре | RO | RO | RO | RO | RO | RO | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | 15 | 4.4 | 40 | 40 | 11 | 40 | • | • | 7 | 0 | - | | 0 | • | 4 | • |
| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | reserved | | | erved | | • | l ' | 1 | COMPO | | | | | | ' | |
| _ I | - DO | | | | RO | RO | R/W | R/W | R/W | R/W | R/W | L | R/W R/W R/W R/W | | | |
| Type Reset | RO 0 | RO 0 | RO 0 | RO 0 | 0 | 0 | R/W 0 | R/W 0 | R/W 0 | R/VV 0 | 0 | R/W 0 | R/VV 0 | 0 | R/W 0 | R/W 0 |
| ixeset | U | U | U | U | U | U | U | U | U | U | U | U | U | U | U | U |
| | | | | | | | | | | | | | | | | |
| Bit/Field Name | | | | | T. | no | Reset | Doc | crintion | | | | | | | |
| Bit/Field | | ivaii | IC | Type | | Neset | Des | Description | | | | | | | | |
| | | | _ | ^ | 00 | 0 - 6 | | | | | . . | | T | | | |
| 31:26 | | reser | vea | RO | | 0x0 | | Software should not rely on the value of a reserved bit. To provide | | | | | | | | |
| | | | | | | | | | compatibility with future products, the | | | | | ed bit sr | lould be | |
| | | | | | preserved across | | | | cross a r | oss a read-modify-write operation. | | | | | | |
| | | | | | | | | | | | | | | | | |
| | 25:16 COMP1 | | IP1 | R/ | W | 0x000 | Compare 1 | | | | | | | | | |
| | | | | | | | | The | valua in | thic field | lio oom | aarad aa | ainat tha | ADC 00 | nversion | doto |
| | | | | | | | | The value in this field is compared against the ADC conver | | | | | | | | |
| | | | | | | | | The result of the comparison is used to determine if the da | | | | | | e data lie | es within | |
| | | | | | | | | the high-band region. | | | | | | | | |
| | | | | | | | | Note | e that the | value o | f COMD1 | must he | areater t | han or e | nual to th | ne value |
| | | | | | | | | | OMPO. | value o | COMPI | must be | greater | ilali oi c | quai to ti | ic value |
| | | | | | | | | OI C | OMPU. | | | | | | | |
| | 45:40 | | | | _ | ^ | 00 | 0 - 6 | | | | | . . | | T | |
| 15:10 reserved | | | vea | R | U | 0x0 | Software should not rely on the value of a reserved bit. To | | | | | | | | | |
| | | | | | | | | compatibility with future products, the value of a reserved bi | | | | | | ed bit sh | ould be | |
| | | | | | | | | pres | served ac | cross a r | ead-mod | dify-write | operation | n. | | |
| | | | | | | | | | | | | | | | | |

the low-band region.

14 Universal Asynchronous Receivers/Transmitters (UARTs)


The Stellaris[®] LM3S5P56 controller includes three Universal Asynchronous Receiver/Transmitter (UART) with the following features:

- Programmable baud-rate generator allowing speeds up to 5 Mbps for regular speed (divide by 16) and 10 Mbps for high speed (divide by 8)
- Separate 16x8 transmit (TX) and receive (RX) FIFOs to reduce CPU interrupt service loading
- Programmable FIFO length, including 1-byte deep operation providing conventional double-buffered interface
- FIFO trigger levels of 1/8, 1/4, 1/2, 3/4, and 7/8
- Standard asynchronous communication bits for start, stop, and parity
- False-start bit detection
- Line-break generation and detection
- Fully programmable serial interface characteristics
 - 5, 6, 7, or 8 data bits
 - Even, odd, stick, or no-parity bit generation/detection
 - 1 or 2 stop bit generation
- IrDA serial-IR (SIR) encoder/decoder providing
 - Programmable use of IrDA Serial Infrared (SIR) or UART input/output
 - Support of IrDA SIR encoder/decoder functions for data rates up to 115.2 Kbps half-duplex
 - Support of normal 3/16 and low-power (1.41-2.23 μs) bit durations
 - Programmable internal clock generator enabling division of reference clock by 1 to 256 for low-power mode bit duration
- Support for communication with ISO 7816 smart cards
- LIN protocol support
- Standard FIFO-level and End-of-Transmission interrupts
- Efficient transfers using Micro Direct Memory Access Controller (µDMA)
 - Separate channels for transmit and receive
 - Receive single request asserted when data is in the FIFO; burst request asserted at programmed FIFO level

 Transmit single request asserted when there is space in the FIFO; burst request asserted at programmed FIFO level

14.1 Block Diagram

Figure 14-1. UART Module Block Diagram



14.2 Signal Description

Table 14-1 on page 505 lists the external signals of the UART module and describes the function of each. The UART signals are alternate functions for some GPIO signals and default to be GPIO signals at reset, with the exception of the \mathtt{UORx} and \mathtt{UOTx} pins which default to the UART function. The column in the table below titled "Pin Mux/Pin Assignment" lists the possible GPIO pin placements for these UART signals. The AFSEL bit in the **GPIO Alternate Function Select (GPIOAFSEL)** register (page 330) should be set to choose the UART function. The number in parentheses is the encoding that must be programmed into the \mathtt{PMCn} field in the **GPIO Port Control (GPIOPCTL)** register (page 347) to assign the UART signal to the specified GPIO port pin. For more information on configuring GPIOs, see "General-Purpose Input/Outputs (GPIOs)" on page 308.

Table 14-1. Signals for UART

| Pin Name | Pin Number | Pin Mux / Pin Assignment | Pin Type | Buffer Type ^a | Description |
|----------|----------------------------------|--|----------|--------------------------|---|
| UORx | 17 | PA0 (1) | I | TTL | UART module 0 receive. When in IrDA mode, this signal has IrDA modulation. |
| UOTx | 18 | PA1 (1) | 0 | TTL | UART module 0 transmit. When in IrDA mode, this signal has IrDA modulation. |
| U1Rx | 15 17 41 58 61 63 | PC6 (5) PA0 (9) PB0 (5) PB4 (7) PD0 (5) PD2 (1) | I | TTL | UART module 1 receive. When in IrDA mode, this signal has IrDA modulation. |
| UlTx | 16 18 42 57 62 64 | PC7 (5) PA1 (9) PB1 (5) PB5 (7) PD1 (5) PD3 (1) | 0 | TTL | UART module 1 transmit. When in IrDA mode, this signal has IrDA modulation. |
| U2Rx | 58 61 | PB4 (4) PD0 (4) | 1 | TTL | UART module 2 receive. When in IrDA mode, this signal has IrDA modulation. |
| U2Tx | 8 62 | PE4 (5) PD1 (4) | 0 | TTL | UART module 2 transmit. When in IrDA mode, this signal has IrDA modulation. |

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

14.3 Functional Description

Each Stellaris[®] UART performs the functions of parallel-to-serial and serial-to-parallel conversions. It is similar in functionality to a 16C550 UART, but is not register compatible.

The UART is configured for transmit and/or receive via the TXE and RXE bits of the **UART Control** (**UARTCTL**) register (see page 527). Transmit and receive are both enabled out of reset. Before any control registers are programmed, the UART must be disabled by clearing the UARTEN bit in **UARTCTL**. If the UART is disabled during a TX or RX operation, the current transaction is completed prior to the UART stopping.


The UART module also includes a serial IR (SIR) encoder/decoder block that can be connected to an infrared transceiver to implement an IrDA SIR physical layer. The SIR function is programmed using the **UARTCTL** register.

14.3.1 Transmit/Receive Logic

The transmit logic performs parallel-to-serial conversion on the data read from the transmit FIFO. The control logic outputs the serial bit stream beginning with a start bit and followed by the data bits (LSB first), parity bit, and the stop bits according to the programmed configuration in the control registers. See Figure 14-2 on page 506 for details.

The receive logic performs serial-to-parallel conversion on the received bit stream after a valid start pulse has been detected. Overrun, parity, frame error checking, and line-break detection are also performed, and their status accompanies the data that is written to the receive FIFO.

Figure 14-2. UART Character Frame



14.3.2 Baud-Rate Generation

The baud-rate divisor is a 22-bit number consisting of a 16-bit integer and a 6-bit fractional part. The number formed by these two values is used by the baud-rate generator to determine the bit period. Having a fractional baud-rate divider allows the UART to generate all the standard baud rates.

The 16-bit integer is loaded through the **UART Integer Baud-Rate Divisor (UARTIBRD)** register (see page 523) and the 6-bit fractional part is loaded with the **UART Fractional Baud-Rate Divisor (UARTFBRD)** register (see page 524). The baud-rate divisor (BRD) has the following relationship to the system clock (where *BRDI* is the integer part of the *BRD* and *BRDF* is the fractional part, separated by a decimal place.)

```
BRD = BRDI + BRDF = UARTSysClk / (ClkDiv * Baud Rate)
```

where <code>UARTSysClk</code> is the system clock connected to the UART, and <code>ClkDiv</code> is either 16 (if <code>HSE</code> in <code>UARTCTL</code> is clear) or 8 (if <code>HSE</code> is set).

The 6-bit fractional number (that is to be loaded into the DIVFRAC bit field in the **UARTFBRD** register) can be calculated by taking the fractional part of the baud-rate divisor, multiplying it by 64, and adding 0.5 to account for rounding errors:

```
UARTFBRD[DIVFRAC] = integer(BRDF * 64 + 0.5)
```

The UART generates an internal baud-rate reference clock at 8x or 16x the baud-rate (referred to as Baud8 and Baud16, depending on the setting of the HSE bit (bit 5) in **UARTCTL**). This reference clock is divided by 8 or 16 to generate the transmit clock, and is used for error detection during receive operations.

Along with the **UART Line Control**, **High Byte (UARTLCRH)** register (see page 525), the **UARTIBRD** and **UARTFBRD** registers form an internal 30-bit register. This internal register is only updated when a write operation to **UARTLCRH** is performed, so any changes to the baud-rate divisor must be followed by a write to the **UARTLCRH** register for the changes to take effect.

To update the baud-rate registers, there are four possible sequences:

- UARTIBRD write, UARTFBRD write, and UARTLCRH write
- UARTFBRD write, UARTIBRD write, and UARTLCRH write
- UARTIBRD write and UARTLCRH write
- UARTFBRD write and UARTLCRH write

14.3.3 Data Transmission

Data received or transmitted is stored in two 16-byte FIFOs, though the receive FIFO has an extra four bits per character for status information. For transmission, data is written into the transmit FIFO. If the UART is enabled, it causes a data frame to start transmitting with the parameters indicated in the **UARTLCRH** register. Data continues to be transmitted until there is no data left in the transmit

FIFO. The BUSY bit in the **UART Flag (UARTFR)** register (see page 520) is asserted as soon as data is written to the transmit FIFO (that is, if the FIFO is non-empty) and remains asserted while data is being transmitted. The BUSY bit is negated only when the transmit FIFO is empty, and the last character has been transmitted from the shift register, including the stop bits. The UART can indicate that it is busy even though the UART may no longer be enabled.

When the receiver is idle (the UnRx signal is continuously 1), and the data input goes Low (a start bit has been received), the receive counter begins running and data is sampled on the eighth cycle of Baud16 or fourth cycle of Baud8 depending on the setting of the HSE bit (bit 5) in **UARTCTL** (described in "Transmit/Receive Logic" on page 505).

The start bit is valid if the UnRx signal is still low on the eighth cycle of Baud16 (HSE clear) or the fourth cycle of Baud 8 (HSE set), otherwise a false start bit is detected and is ignored. Start bit errors can be viewed in the **UART Receive Status (UARTRSR)** register (see page 517). If the start bit was valid, successive data bits are sampled on every 16th cycle of Baud16 or 8th cycle of Baud8 (that is, one bit period later) according to the programmed length of the data characters and value of the HSE bit in **UARTCTL**. The parity bit is then checked if parity mode is enabled. Data length and parity are defined in the **UARTLCRH** register.

Lastly, a valid stop bit is confirmed if the \mathtt{UnRx} signal is High, otherwise a framing error has occurred. When a full word is received, the data is stored in the receive FIFO along with any error bits associated with that word.

14.3.4 **Serial IR (SIR)**

The UART peripheral includes an IrDA serial-IR (SIR) encoder/decoder block. The IrDA SIR block provides functionality that converts between an asynchronous UART data stream and a half-duplex serial SIR interface. No analog processing is performed on-chip. The role of the SIR block is to provide a digital encoded output and decoded input to the UART. When enabled, the SIR block uses the UnTx and UnRx pins for the SIR protocol. These signals should be connected to an infrared transceiver to implement an IrDA SIR physical layer link. The SIR block can receive and transmit, but it is only half-duplex so it cannot do both at the same time. Transmission must be stopped before data can be received. The IrDA SIR physical layer specifies a minimum 10-ms delay between transmission and reception. The SIR block has two modes of operation:

- In normal IrDA mode, a zero logic level is transmitted as a high pulse of 3/16th duration of the selected baud rate bit period on the output pin, while logic one levels are transmitted as a static LOW signal. These levels control the driver of an infrared transmitter, sending a pulse of light for each zero. On the reception side, the incoming light pulses energize the photo transistor base of the receiver, pulling its output LOW and driving the UART input pin LOW.
- In low-power IrDA mode, the width of the transmitted infrared pulse is set to three times the period of the internally generated IrLPBaud16 signal (1.63 μs, assuming a nominal 1.8432 MHz frequency) by changing the appropriate bit in the UARTCR register. See page 522 for more information on IrDA low-power pulse-duration configuration.

Figure 14-3 on page 508 shows the UART transmit and receive signals, with and without IrDA modulation.




Figure 14-3. IrDA Data Modulation

In both normal and low-power IrDA modes:

- During transmission, the UART data bit is used as the base for encoding
- During reception, the decoded bits are transferred to the UART receive logic

The IrDA SIR physical layer specifies a half-duplex communication link, with a minimum 10-ms delay between transmission and reception. This delay must be generated by software because it is not automatically supported by the UART. The delay is required because the infrared receiver electronics might become biased or even saturated from the optical power coupled from the adjacent transmitter LED. This delay is known as latency or receiver setup time.

14.3.5 ISO 7816 Support

The UART offers basic support to allow communication with an ISO 7816 smartcard. When bit 3 (SMART) of the **UARTCTL** register is set, the UnTx signal is used as a bit clock, and the UnRx signal is used as the half-duplex communication line connected to the smartcard. A GPIO signal can be used to generate the reset signal to the smartcard. The remaining smartcard signals should be provided by the system design.


When using ISO 7816 mode, the **UARTLCRH** register must be set to transmit 8-bit words (WLEN bits 6:5 configured to 0x3) with EVEN parity (PEN set and EPS set). In this mode, the UART automatically uses 2 stop bits, and the STP2 bit of the **UARTLCRH** register is ignored.

If a parity error is detected during transmission, UnRx is pulled Low during the second stop bit. In this case, the UART aborts the transmission, flushes the transmit FIFO and discards any data it contains, and raises a parity error interrupt, allowing software to detect the problem and initiate retransmission of the affected data. Note that the UART does not support automatic retransmission in this case.

14.3.6 LIN Support

The UART module offers hardware support for the LIN protocol as either a master or a slave. The LIN mode is enabled by setting the LIN bit in the **UARTCTL** register. A LIN message is identified by the use of a Sync Break at the beginning of the message. The Sync Break is a transmission of a series of 0s. The Sync Break is followed by the Sync data field (0x55). Figure 14-4 on page 509 illustrates the structure of a LIN message.

Figure 14-4. LIN Message



The UART should be configured as followed to operate in LIN mode:

- 1. Configure the UART for 1 start bit, 8 data bits, no parity, and 1 stop bit. Enable the Transmit FIFO.
- 2. Set the LIN bit in the **UARTCTL** register.

When preparing to send a LIN message, the TXFIFO should contain the Sync data (0x55) at FIFO location 0 and the Identifier data at location 1, followed by the data to be transmitted, and with the checksum in the final FIFO entry.

14.3.6.1 LIN Master


The UART is enabled to be the LIN master by setting the MASTER bit in the **UARTLCTL** register. The length of the Sync Break is programmable using the BLEN field in the **UARTLCTL** register and can be 13-16 bits (baud clock cycles).

14.3.6.2 LIN Slave

The LIN UART slave is required to adjust its baud rate to that of the LIN master. In slave mode, the LIN UART recognizes the Sync Break, which must be at least 13 bits in duration. A timer is provided to capture timing data on the 1st and 5th falling edges of the Sync field so that the baud rate can be adjusted to match the master.

After detecting a Sync Break, the UART waits for the synchronization field. The first falling edge generates an interrupt using the LME1RIS bit in the **UARTRIS** register, and the timer value is captured and stored in the **UARTLSS** register (T1). On the fifth falling edge, a second interrupt is generated using the LME5RIS bit in the **UARTRIS** register, and the timer value is captured again (T2). The actual baud rate can be calculated using (T2-T1)/8, and the local baud rate should be adjusted as needed. Figure 14-5 on page 510 illustrates the synchronization field.

Figure 14-5. LIN Synchronization Field



14.3.7 FIFO Operation

The UART has two 16-entry FIFOs; one for transmit and one for receive. Both FIFOs are accessed via the **UART Data (UARTDR)** register (see page 515). Read operations of the **UARTDR** register return a 12-bit value consisting of 8 data bits and 4 error flags while write operations place 8-bit data in the transmit FIFO.

Out of reset, both FIFOs are disabled and act as 1-byte-deep holding registers. The FIFOs are enabled by setting the FEN bit in **UARTLCRH** (page 525).

FIFO status can be monitored via the **UART Flag (UARTFR)** register (see page 520) and the **UART Receive Status (UARTRSR)** register. Hardware monitors empty, full and overrun conditions. The **UARTFR** register contains empty and full flags (TXFE, TXFF, RXFE, and RXFF bits), and the **UARTRSR** register shows overrun status via the OE bit.

The trigger points at which the FIFOs generate interrupts is controlled via the **UART Interrupt FIFO Level Select (UARTIFLS)** register (see page 530). Both FIFOs can be individually configured to trigger interrupts at different levels. Available configurations include ½, ¼, ½, ¾, and ⅙. For example, if the ¼ option is selected for the receive FIFO, the UART generates a receive interrupt after 4 data bytes are received. Out of reset, both FIFOs are configured to trigger an interrupt at the ½ mark.

14.3.8 Interrupts

The UART can generate interrupts when the following conditions are observed:

- Overrun Error
- Break Error
- Parity Error
- Framing Error
- Receive Timeout
- Transmit (when condition defined in the TXIFLSEL bit in the **UARTIFLS** register is met, or if the EOT bit in **UARTCTRL** is set, when the last bit of all transmitted data leaves the serializer)
- Receive (when condition defined in the RXIFLSEL bit in the **UARTIFLS** register is met)

All of the interrupt events are ORed together before being sent to the interrupt controller, so the UART can only generate a single interrupt request to the controller at any given time. Software can service multiple interrupt events in a single interrupt service routine by reading the **UART Masked Interrupt Status (UARTMIS)** register (see page 539).

The interrupt events that can trigger a controller-level interrupt are defined in the **UART Interrupt Mask (UARTIM)** register (see page 532) by setting the corresponding IM bits. If interrupts are not used, the raw interrupt status is always visible via the **UART Raw Interrupt Status (UARTRIS)** register (see page 535).

Interrupts are always cleared (for both the **UARTMIS** and **UARTRIS** registers) by writing a 1 to the corresponding bit in the **UART Interrupt Clear (UARTICR)** register (see page 542).

The receive timeout interrupt is asserted when the receive FIFO is not empty, and no further data is received over a 32-bit period. The receive timeout interrupt is cleared either when the FIFO becomes empty through reading all the data (or by reading the holding register), or when a 1 is written to the corresponding bit in the **UARTICR** register.

14.3.9 Loopback Operation

The UART can be placed into an internal loopback mode for diagnostic or debug work by setting the LBE bit in the **UARTCTL** register (see page 527). In loopback mode, data transmitted on the UnTx output is received on the UnTx input.

14.3.10 DMA Operation

The UART provides an interface to the μ DMA controller with separate channels for transmit and receive. The DMA operation of the UART is enabled through the **UART DMA Control** (**UARTDMACTL**) register. When DMA operation is enabled, the UART asserts a DMA request on the receive or transmit channel when the associated FIFO can transfer data. For the receive channel, a single transfer request is asserted whenever any data is in the receive FIFO. A burst transfer request is asserted whenever the amount of data in the receive FIFO is at or above the FIFO trigger level configured in the **UARTIFLS** register. For the transmit channel, a single transfer request is asserted whenever there is at least one empty location in the transmit FIFO. The burst request is asserted whenever the transmit FIFO contains fewer characters than the FIFO trigger level. The single and burst DMA transfer requests are handled automatically by the μ DMA controller depending on how the DMA channel is configured.

To enable DMA operation for the receive channel, set the RXDMAE bit of the **DMA Control** (**UARTDMACTL**) register. To enable DMA operation for the transmit channel, set the TXDMAE bit of the **UARTDMACTL** register. The UART can also be configured to stop using DMA for the receive channel if a receive error occurs. If the DMAERR bit of the **UARTDMACR** register is set and a receive error occurs, the DMA receive requests are automatically disabled. This error condition can be cleared by clearing the appropriate UART error interrupt.

If DMA is enabled, then the μ DMA controller triggers an interrupt when a transfer is complete. The interrupt occurs on the UART interrupt vector. Therefore, if interrupts are used for UART operation and DMA is enabled, the UART interrupt handler must be designed to handle the μ DMA completion interrupt.

See "Micro Direct Memory Access (μ DMA)" on page 250 for more details about programming the μ DMA controller.

14.4 Initialization and Configuration

To enable and initialize the UART, the following steps are necessary:

1. The peripheral clock must be enabled by setting the UARTO, UART1, or UART2 bits in the RCGC1 register (see page 169).

- 2. The clock to the appropriate GPIO module must be enabled via the RCGC2 register in the System Control module (see page 178).
- 3. Set the GPIO AFSEL bits for the appropriate pins (see page 330). To determine which GPIOs to configure, see Table 23-4 on page 947.
- **4.** Configure the GPIO current level and/or slew rate as specified for the mode selected (see page 332 and page 340).
- **5.** Configure the PMCn fields in the **GPIOPCTL** register to assign the UART signals to the appropriate pins (see page 347 and Table 23-5 on page 952).

To use the UARTs, the peripheral clock must be enabled by setting the UART1, UART1, or UART2 bits in the **RCGC1** register (see page 169). In addition, the clock to the appropriate GPIO module must be enabled via the **RCGC2** register in the System Control module (see page 178). To find out which GPIO port to enable, refer to Table 23-5 on page 952.

This section discusses the steps that are required to use a UART module. For this example, the UART clock is assumed to be 20 MHz, and the desired UART configuration is:

- 115200 baud rate
- Data length of 8 bits
- One stop bit
- No parity
- FIFOs disabled
- No interrupts

The first thing to consider when programming the UART is the baud-rate divisor (BRD), because the **UARTIBRD** and **UARTFBRD** registers must be written before the **UARTLCRH** register. Using the equation described in "Baud-Rate Generation" on page 506, the BRD can be calculated:

```
BRD = 20,000,000 / (16 * 115,200) = 10.8507
```

which means that the DIVINT field of the **UARTIBRD** register (see page 523) should be set to 10 decimal or 0xA. The value to be loaded into the **UARTFBRD** register (see page 524) is calculated by the equation:

```
UARTFBRD[DIVFRAC] = integer(0.8507 * 64 + 0.5) = 54
```

With the BRD values in hand, the UART configuration is written to the module in the following order:

- 1. Disable the UART by clearing the UARTEN bit in the **UARTCTL** register.
- 2. Write the integer portion of the BRD to the **UARTIBRD** register.
- 3. Write the fractional portion of the BRD to the **UARTFBRD** register.
- **4.** Write the desired serial parameters to the **UARTLCRH** register (in this case, a value of 0x0000.0060).
- **5.** Optionally, configure the μDMA channel (see "Micro Direct Memory Access (μDMA)" on page 250) and enable the DMA option(s) in the **UARTDMACTL** register.

6. Enable the UART by setting the UARTEN bit in the **UARTCTL** register.

14.5 Register Map

Table 14-2 on page 513 lists the UART registers. The offset listed is a hexadecimal increment to the register's address, relative to that UART's base address:

UART0: 0x4000.C000UART1: 0x4000.D000UART2: 0x4000.E000

Note that the UART module clock must be enabled before the registers can be programmed (see page 169).

Note: The UART must be disabled (see the UARTEN bit in the **UARTCTL** register on page 527) before any of the control registers are reprogrammed. When the UART is disabled during a TX or RX operation, the current transaction is completed prior to the UART stopping.

Table 14-2. UART Register Map

| Offset | Name | Туре | Reset | Description | See page |
|--------|-----------------|------|-------------|-----------------------------------|-------------|
| 0x000 | UARTDR | R/W | 0x0000.0000 | UART Data | 515 |
| 0x004 | UARTRSR/UARTECR | R/W | 0x0000.0000 | UART Receive Status/Error Clear | 517 |
| 0x018 | UARTFR | RO | 0x0000.0090 | UART Flag | 520 |
| 0x020 | UARTILPR | R/W | 0x0000.0000 | UART IrDA Low-Power Register | 522 |
| 0x024 | UARTIBRD | R/W | 0x0000.0000 | UART Integer Baud-Rate Divisor | 523 |
| 0x028 | UARTFBRD | R/W | 0x0000.0000 | UART Fractional Baud-Rate Divisor | 524 |
| 0x02C | UARTLCRH | R/W | 0x0000.0000 | UART Line Control | 525 |
| 0x030 | UARTCTL | R/W | 0x0000.0300 | UART Control | 527 |
| 0x034 | UARTIFLS | R/W | 0x0000.0012 | UART Interrupt FIFO Level Select | 530 |
| 0x038 | UARTIM | R/W | 0x0000.0000 | UART Interrupt Mask | 532 |
| 0x03C | UARTRIS | RO | 0x0000.000F | UART Raw Interrupt Status | 535 |
| 0x040 | UARTMIS | RO | 0x0000.0000 | UART Masked Interrupt Status | 539 |
| 0x044 | UARTICR | W1C | 0x0000.0000 | UART Interrupt Clear | 542 |
| 0x048 | UARTDMACTL | R/W | 0x0000.0000 | UART DMA Control | 544 |
| 0x090 | UARTLCTL | R/W | 0x0000.0000 | UART LIN Control | 545 |
| 0x094 | UARTLSS | RO | 0x0000.0000 | UART LIN Snap Shot | 546 |
| 0x098 | UARTLTIM | RO | 0x0000.0000 | UART LIN Timer | 547 |
| 0xFD0 | UARTPeriphID4 | RO | 0x0000.0000 | UART Peripheral Identification 4 | 548 |
| 0xFD4 | UARTPeriphID5 | RO | 0x0000.0000 | UART Peripheral Identification 5 | 549 |
| 0xFD8 | UARTPeriphID6 | RO | 0x0000.0000 | UART Peripheral Identification 6 | 550 |
| 0xFDC | UARTPeriphID7 | RO | 0x0000.0000 | UART Peripheral Identification 7 | 551 |

Table 14-2. UART Register Map (continued)

| Offset | Name | Туре | Reset | Description | See page |
|--------|---------------|------|-------------|----------------------------------|-------------|
| 0xFE0 | UARTPeriphID0 | RO | 0x0000.0060 | UART Peripheral Identification 0 | 552 |
| 0xFE4 | UARTPeriphID1 | RO | 0x0000.0000 | UART Peripheral Identification 1 | 553 |
| 0xFE8 | UARTPeriphID2 | RO | 0x0000.0018 | UART Peripheral Identification 2 | 554 |
| 0xFEC | UARTPeriphID3 | RO | 0x0000.0001 | UART Peripheral Identification 3 | 555 |
| 0xFF0 | UARTPCellID0 | RO | 0x0000.000D | UART PrimeCell Identification 0 | 556 |
| 0xFF4 | UARTPCellID1 | RO | 0x0000.00F0 | UART PrimeCell Identification 1 | 557 |
| 0xFF8 | UARTPCellID2 | RO | 0x0000.0005 | UART PrimeCell Identification 2 | 558 |
| 0xFFC | UARTPCellID3 | RO | 0x0000.00B1 | UART PrimeCell Identification 3 | 559 |

14.6 Register Descriptions

The remainder of this section lists and describes the UART registers, in numerical order by address offset.

Register 1: UART Data (UARTDR), offset 0x000

Important: Use caution when reading this register. Performing a read may change bit status.

This register is the data register (the interface to the FIFOs).

For transmitted data, if the FIFO is enabled, data written to this location is pushed onto the transmit FIFO. If the FIFO is disabled, data is stored in the transmitter holding register (the bottom word of the transmit FIFO). A write to this register initiates a transmission from the UART.


For received data, if the FIFO is enabled, the data byte and the 4-bit status (break, frame, parity, and overrun) is pushed onto the 12-bit wide receive FIFO. If the FIFO is disabled, the data byte and status are stored in the receiving holding register (the bottom word of the receive FIFO). The received data can be retrieved by reading this register.

UART Data (UARTDR)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000

Offset 0x000

Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|----------|---|
| 31:12 | reserved | RO | 0x0000.0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 11 | OE | RO | 0 | UART Overrun Error |
| | | | | Value Description |
| | | | | New data was received when the FIFO was full, resulting in data loss. |
| | | | | 0 No data has been lost due to a FIFO overrun. |
| 10 | BE | RO | 0 | UART Break Error |

Value Description

- A break condition has been detected, indicating that the receive data input was held Low for longer than a full-word transmission time (defined as start, data, parity, and stop bits).
- 0 No break condition has occurred

In FIFO mode, this error is associated with the character at the top of the FIFO. When a break occurs, only one 0 character is loaded into the FIFO. The next character is only enabled after the received data input goes to a 1 (marking state), and the next valid start bit is received.

| Bit/Field | Name | Туре | Reset | Description |
|-----------|------|------|-------|--|
| 9 | PE | RO | 0 | UART Parity Error |
| | | | | Value Description |
| | | | | The parity of the received data character does not match the parity defined by bits 2 and 7 of the UARTLCRH register. |
| | | | | 0 No parity error has occurred |
| | | | | In FIFO mode, this error is associated with the character at the top of the FIFO. |
| 8 | FE | RO | 0 | UART Framing Error |
| | | | | Value Description |
| | | | | 1 The received character does not have a valid stop bit (a valid stop bit is 1). |
| | | | | 0 No framing error has occurred |
| 7:0 | DATA | R/W | 0x00 | Data Transmitted or Received |
| | | | | Data that is to be transmitted via the UART is written to this field. |
| | | | | When read, this field contains the data that was received by the UART. |

Register 2: UART Receive Status/Error Clear (UARTRSR/UARTECR), offset 0x004

The **UARTRSR/UARTECR** register is the receive status register/error clear register.

In addition to the **UARTDR** register, receive status can also be read from the **UARTRSR** register. If the status is read from this register, then the status information corresponds to the entry read from **UARTDR** prior to reading **UARTRSR**. The status information for overrun is set immediately when an overrun condition occurs.

The **UARTRSR** register cannot be written.


A write of any value to the **UARTECR** register clears the framing, parity, break, and overrun errors. All the bits are cleared on reset.

Read-Only Status Register

UART Receive Status/Error Clear (UARTRSR/UARTECR)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0x004

Type RO, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|------------|---|
| 31:4 | reserved | RO | 0x0000.000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 3 | OE | RO | 0 | UART Overrun Error |

Value Description

- New data was received when the FIFO was full, resulting in data loss.
- 0 No data has been lost due to a FIFO overrun.

This bit is cleared by a write to **UARTECR**.

The FIFO contents remain valid because no further data is written when the FIFO is full, only the contents of the shift register are overwritten. The CPU must read the data in order to empty the FIFO.

| Bit/Field | Name | Туре | Reset | Description |
|-----------|------|------|-------|--|
| 2 | BE | RO | 0 | UART Break Error |
| | | | | Value Description |
| | | | | A break condition has been detected, indicating that the receive data input was held Low for longer than a full-word transmission time (defined as start, data, parity, and stop bits). |
| | | | | 0 No break condition has occurred |
| | | | | This bit is cleared to 0 by a write to UARTECR . |
| | | | | In FIFO mode, this error is associated with the character at the top of the FIFO. When a break occurs, only one 0 character is loaded into the FIFO. The next character is only enabled after the receive data input goes to a 1 (marking state) and the next valid start bit is received. |
| 1 | PE | RO | 0 | UART Parity Error |
| | | | | Value Description |
| | | | | The parity of the received data character does not match the parity defined by bits 2 and 7 of the UARTLCRH register. |
| | | | | 0 No parity error has occurred |
| | | | | This bit is cleared to 0 by a write to UARTECR . |
| 0 | FE | RO | 0 | UART Framing Error |
| | | | | Value Description |
| | | | | 1 The received character does not have a valid stop bit (a valid stop bit is 1). |
| | | | | 0 No framing error has occurred |
| | | | | |


This bit is cleared to 0 by a write to **UARTECR**.

In FIFO mode, this error is associated with the character at the top of the FIFO.

Write-Only Error Clear Register

UART Receive Status/Error Clear (UARTRSR/UARTECR)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0x004
Type WO, reset 0x0000.0000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-----------|---|
| 31:8 | reserved | WO | 0x0000.00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | DATA | WO | 0x00 | Error Clear |
| | | | | A write to this register of any data clears the framing, parity, break, and overrun flags. |

Register 3: UART Flag (UARTFR), offset 0x018


The **UARTFR** register is the flag register. After reset, the TXFF, RXFF, and BUSY bits are 0, and TXFE and RXFE bits are 1.

UART Flag (UARTFR)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0x018 Type RO, reset 0x0000.0090

Dit/Eiold

Nama



| Divrieiu | ivanie | туре | Reset | Description |
|----------|----------|------|-----------|---|
| 31:8 | reserved | RO | 0x0000.00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7 | TXFE | RO | 1 | UART Transmit FIFO Empty |

Dooot

The meaning of this bit depends on the state of the FEN bit in the **UARTLCRH** register.

Value Description

If the FIFO is disabled (FEN is 0), the transmit holding register

If the FIFO is enabled (FEN is 1), the transmit FIFO is empty.

The transmitter has data to transmit.

6 **RXFF** RO 0 **UART Receive FIFO Full**

> The meaning of this bit depends on the state of the $\ensuremath{\mathtt{FEN}}$ bit in the **UARTLCRH** register.

Value Description

If the FIFO is disabled (FEN is 0), the receive holding register

If the FIFO is enabled (FEN is 1), the receive FIFO is full.

0 The receiver can receive data.

| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 5 | TXFF | RO | 0 | UART Transmit FIFO Full |
| | | | | The meaning of this bit depends on the state of the ${\tt FEN}$ bit in the ${\tt UARTLCRH}$ register. |
| | | | | Value Description |
| | | | | 1 If the FIFO is disabled (FEN is 0), the transmit holding register is full. |
| | | | | If the FIFO is enabled (FEN is 1), the transmit FIFO is full. |
| | | | | 0 The transmitter is not full. |
| 4 | RXFE | RO | 1 | UART Receive FIFO Empty |
| | | | | The meaning of this bit depends on the state of the ${\tt FEN}$ bit in the ${\tt UARTLCRH}$ register. |
| | | | | Value Description |
| | | | | 1 If the FIFO is disabled (FEN is 0), the receive holding register is empty. |
| | | | | If the FIFO is enabled (FEN is 1), the receive FIFO is empty. |
| | | | | 0 The receiver is not empty. |
| 3 | BUSY | RO | 0 | UART Busy |
| | | | | Value Description |
| | | | | The UART is busy transmitting data. This bit remains set until the complete byte, including all stop bits, has been sent from the shift register. |
| | | | | 0 The UART is not busy. |
| | | | | This bit is set as soon as the transmit FIFO becomes non-empty (regardless of whether UART is enabled). |
| 2:0 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |

Register 4: UART IrDA Low-Power Register (UARTILPR), offset 0x020

The **UARTILPR** register stores the 8-bit low-power counter divisor value used to derive the low-power SIR pulse width clock by dividing down the system clock (SysClk). All the bits are cleared when reset.

The internal IrlPBaud16 clock is generated by dividing down SysClk according to the low-power divisor value written to **UARTILPR**. The duration of SIR pulses generated when low-power mode is enabled is three times the period of the IrlPBaud16 clock. The low-power divisor value is calculated as follows:

 $ILPDVSR = SysClk / F_{IrLPBaud16}$

where $F_{IrLPBaud16}$ is nominally 1.8432 MHz.


The divisor must be programmed such that 1.42 MHz < $F_{\tt IrlPBaud16}$ < 2.12 MHz, resulting in a low-power pulse duration of 1.41–2.11 μs (three times the period of $\tt IrlPBaud16$). The minimum frequency of $\tt IrlPBaud16$ ensures that pulses less than one period of $\tt IrlPBaud16$ are rejected, but pulses greater than 1.4 μs are accepted as valid pulses.

Note: Zero is an illegal value. Programming a zero value results in no IrlPBaud16 pulses being generated.

UART IrDA Low-Power Register (UARTILPR)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0x020

Type R/W, reset 0x0000.0000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-----------|---|
| 31:8 | reserved | RO | 0x0000.00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | ILPDVSR | R/W | 0x00 | IrDA Low-Power Divisor |

This field contains the 8-bit low-power divisor value.


Register 5: UART Integer Baud-Rate Divisor (UARTIBRD), offset 0x024

The **UARTIBRD** register is the integer part of the baud-rate divisor value. All the bits are cleared on reset. The minimum possible divide ratio is 1 (when UARTIBRD=0), in which case the UARTFBRD register is ignored. When changing the **UARTIBRD** register, the new value does not take effect until transmission/reception of the current character is complete. Any changes to the baud-rate divisor must be followed by a write to the **UARTLCRH** register. See "Baud-Rate Generation" on page 506 for configuration details.

UART Integer Baud-Rate Divisor (UARTIBRD)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000

Offset 0x024



Register 6: UART Fractional Baud-Rate Divisor (UARTFBRD), offset 0x028


The **UARTFBRD** register is the fractional part of the baud-rate divisor value. All the bits are cleared on reset. When changing the **UARTFBRD** register, the new value does not take effect until transmission/reception of the current character is complete. Any changes to the baud-rate divisor must be followed by a write to the **UARTLCRH** register. See "Baud-Rate Generation" on page 506 for configuration details.

UART Fractional Baud-Rate Divisor (UARTFBRD)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000

Offset 0x028

Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|------------|---|
| 31:6 | reserved | RO | 0x0000.000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 5:0 | DIVFRAC | R/W | 0x0 | Fractional Baud-Rate Divisor |

Register 7: UART Line Control (UARTLCRH), offset 0x02C

The **UARTLCRH** register is the line control register. Serial parameters such as data length, parity, and stop bit selection are implemented in this register.

When updating the baud-rate divisor (**UARTIBRD** and/or **UARTIFRD**), the **UARTLCRH** register must also be written. The write strobe for the baud-rate divisor registers is tied to the **UARTLCRH** register.

UART Line Control (UARTLCRH)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0x02C

Type R/W, reset 0x0000.0000

| | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|---------------|----------|---------|---------|---------|---------|---------|---------|---------|----------|----------|----------|----------|----------|----------|----------|----------|
| | | 1 | | | | | | rese | rved | | | | | | | |
| Type | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | reserved | | | | | | SPS | WL | EN | FEN | STP2 | EPS | PEN | BRK | | |
| Type Reset | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | R/W 0 |
| 5001 | - | - | , | - | • | - | • | • | • | - | • | , | - | , | - | - |

| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-----------|---|
| 31:8 | reserved | RO | 0x0000.00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7 | SPS | R/W | 0 | UART Stick Parity Select |
| | | | | When bits 1, 2, and 7 of UARTLCRH are set, the parity bit is transmitted and checked as a 0. When bits 1 and 7 are set and 2 is cleared, the parity bit is transmitted and checked as a 1. |
| | | | | When this bit is cleared, stick parity is disabled. |
| 6:5 | WLEN | R/W | 0x0 | UART Word Length |
| | | | | The bits indicate the number of data bits transmitted or received in a frame as follows: |
| | | | | Value Description |
| | | | | 0x0 5 bits (default) |
| | | | | 0x1 6 bits |
| | | | | 0x2 7 bits |
| | | | | 0x3 8 bits |
| 4 | FEN | R/W | 0 | UART Enable FIFOs |
| | | | | Value Description |

Value Description

- 1 The transmit and receive FIFO buffers are enabled (FIFO mode).
- The FIFOs are disabled (Character mode). The FIFOs become 1-byte-deep holding registers.

| Bit/Field | Name | Туре | Reset | Description |
|-----------|------|------|-------|--|
| 3 | STP2 | R/W | 0 | UART Two Stop Bits Select |
| | | | | Value Description |
| | | | | Two stop bits are transmitted at the end of a frame. The receive logic does not check for two stop bits being received. |
| | | | | When in 7816 smartcard mode (the SMART bit is set in the UARTCTL register), the number of stop bits is forced to 2. |
| | | | | One stop bit is transmitted at the end of a frame. |
| 2 | EPS | R/W | 0 | UART Even Parity Select |
| | | | | Value Description |
| | | | | Even parity generation and checking is performed during transmission and reception, which checks for an even number of 1s in data and parity bits. |
| | | | | Odd parity is performed, which checks for an odd number of 1s. |
| | | | | This bit has no effect when parity is disabled by the ${\tt PEN}$ bit. |
| 1 | PEN | R/W | 0 | UART Parity Enable |
| | | | | Value Description |
| | | | | 1 Parity checking and generation is enabled. |
| | | | | O Parity is disabled and no parity bit is added to the data frame. |
| 0 | BRK | R/W | 0 | UART Send Break |
| | | | | Value Description |
| | | | | A Low level is continually output on the UnTx signal, after completing transmission of the current character. For the proper execution of the break command, software must set this bit for at least two frames (character periods). |
| | | | | 0 Normal use. |
| | | | | |

Register 8: UART Control (UARTCTL), offset 0x030

The **UARTCTL** register is the control register. All the bits are cleared on reset except for the Transmit Enable (TXE) and Receive Enable (RXE) bits, which are set.

To enable the UART module, the UARTEN bit must be set. If software requires a configuration change in the module, the UARTEN bit must be cleared before the configuration changes are written. If the UART is disabled during a transmit or receive operation, the current transaction is completed prior to the UART stopping.


Note: The **UARTCTL** register should not be changed while the UART is enabled or else the results are unpredictable. The following sequence is recommended for making changes to the **UARTCTL** register.

- 1. Disable the UART.
- 2. Wait for the end of transmission or reception of the current character.
- 3. Flush the transmit FIFO by clearing bit 4 (FEN) in the line control register (UARTLCRH).
- **4.** Reprogram the control register.
- 5. Enable the UART.

UART Control (UARTCTL)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0x030

Type R/W, reset 0x0000.0300



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|--------|---|
| 31:10 | reserved | RO | 0x0000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 9 | RXE | R/W | 1 | UART Receive Enable |

Value Description

- 1 The receive section of the UART is enabled.
- 0 The receive section of the UART is disabled.

If the UART is disabled in the middle of a receive, it completes the current character before stopping.

Note: To enable reception, the UARTEN bit must also be set.

| Bit/Field | Name | Туре | Reset | Description |
|-----------|------|------|-------|---|
| 8 | TXE | R/W | 1 | UART Transmit Enable |
| | | | | Value Description |
| | | | | 1 The transmit section of the UART is enabled. |
| | | | | 0 The transmit section of the UART is disabled. |
| | | | | If the UART is disabled in the middle of a transmission, it completes the current character before stopping. |
| | | | | Note: To enable transmission, the UARTEN bit must also be set. |
| 7 | LBE | R/W | 0 | UART Loop Back Enable |
| | | | | Value Description |
| | | | | 1 The UnTx path is fed through the UnRx path. |
| | | | | 0 Normal operation. |
| 6 | LIN | R/W | 0 | LIN Mode Enable |
| | | | | Value Description |
| | | | | The UART operates in LIN mode. |
| | | | | 0 Normal operation. |
| 5 | HSE | R/W | 0 | High-Speed Enable |
| | | | | Value Description |
| | | | | The UART is clocked using the system clock divided by 16. |
| | | | | 0 The UART is clocked using the system clock divided by 8. |
| | | | | Note: System clock used is also dependent on the baud-rate divisor configuration (see page 523) and page 524). |
| 4 | EOT | R/W | 0 | End of Transmission |
| | | | | This bit determines the behavior of the ${\tt TXRIS}$ bit in the $\textbf{UARTRIS}$ register. |
| | | | | Value Description |
| | | | | The TXRIS bit is set only once all transmitted data, including stop bits, have cleared the serializer. |
| | | | | 0 The TXRIS bit is set when the transmit FIFO condition specified |

in **UARTIFLS** is met.

| Bit/Field | Name | Туре | Reset | Description |
|-----------|--------|------|-------|--|
| 3 | SMART | R/W | 0 | ISO 7816 Smart Card Support |
| | | | | Value Description |
| | | | | 1 The UART operates in Smart Card mode. |
| | | | | 0 Normal operation. |
| | | | | The application must ensure that it sets 8-bit word length (WLEN set to 0x3) and even parity (PEN set to 1, EPS set to 1, SPS set to 0) in UARTLCRH when using ISO 7816 mode. |
| | | | | In this mode, the value of the STP2 bit in UARTLCRH is ignored and the number of stop bits is forced to 2. Note that the UART does not support automatic retransmission on parity errors. If a parity error is detected on transmission, all further transmit operations are aborted and software must handle retransmission of the affected byte or message. |
| 2 | SIRLP | R/W | 0 | UART SIR Low-Power Mode |
| | | | | This bit selects the IrDA encoding mode. |
| | | | | Value Description |
| | | | | 1 The UART operates in SIR Low-Power mode. Low-level bits are transmitted with a pulse width which is 3 times the period of the IrLPBaud16 input signal, regardless of the selected bit rate. |
| | | | | 0 Low-level bits are transmitted as an active High pulse with a width of 3/16th of the bit period. |
| | | | | Setting this bit uses less power, but might reduce transmission distances. See page 522 for more information. |
| 1 | SIREN | R/W | 0 | UART SIR Enable |
| | | | | Value Description |
| | | | | 1 The IrDA SIR block is enabled, and the UART will transmit and receive data using SIR protocol. |
| | | | | 0 Normal operation. |
| 0 | UARTEN | R/W | 0 | UART Enable |
| | | | | Value Description |
| | | | | 1 The UART is enabled. |
| | | | | 0 The UART is disabled. |
| | | | | |

If the UART is disabled in the middle of transmission or reception, it completes the current character before stopping.

Register 9: UART Interrupt FIFO Level Select (UARTIFLS), offset 0x034

The **UARTIFLS** register is the interrupt FIFO level select register. You can use this register to define the FIFO level at which the TXRIS and RXRIS bits in the **UARTRIS** register are triggered.


The interrupts are generated based on a transition through a level rather than being based on the level. That is, the interrupts are generated when the fill level progresses through the trigger level. For example, if the receive trigger level is set to the half-way mark, the interrupt is triggered as the module is receiving the 9th character.

Out of reset, the TXIFLSEL and RXIFLSEL bits are configured so that the FIFOs trigger an interrupt at the half-way mark.

UART Interrupt FIFO Level Select (UARTIFLS)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0x034

Type R/W, reset 0x0000.0012



| Bit/Field | Name | туре | Reset | Description |
|-----------|----------|------|-----------|---|
| 31:6 | reserved | RO | 0x0000.00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 5:3 | RXIFLSEL | R/W | 0x2 | UART Receive Interrupt FIFO Level Select |

The trigger points for the receive interrupt are as follows:

| Value | Description |
|---------|----------------------------|
| 0x0 | RX FIFO ≥ 1/8 full |
| 0x1 | RX FIFO ≥ 1/4 full |
| 0x2 | RX FIFO ≥ ½ full (default) |
| 0x3 | RX FIFO ≥ ¾ full |
| 0x4 | RX FIFO ≥ ¾ full |
| 0×5-0×7 | Reserved |

| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 2:0 | TXIFLSEL | R/W | 0x2 | UART Transmit Interrupt FIFO Level Select |

The trigger points for the transmit interrupt are as follows:

| Value | Description |
|---------|----------------------------|
| 0x0 | TX FIFO ≤ 1/8 full |
| 0x1 | TX FIFO ≤ ¼ full |
| 0x2 | TX FIFO ≤ ½ full (default) |
| 0x3 | TX FIFO ≤ ¾ full |
| 0x4 | TX FIFO ≤ 1/2 full |
| 0v5_0v7 | Reserved |

Note:

If the \mathtt{EOT} bit in **UARTCTL** is set (see page 527), the transmit interrupt is generated once the FIFO is completely empty and all data including stop bits have left the transmit serializer. In this case, the setting of ${\tt TXIFLSEL}$ is ignored.

Register 10: UART Interrupt Mask (UARTIM), offset 0x038


The **UARTIM** register is the interrupt mask set/clear register.

On a read, this register gives the current value of the mask on the relevant interrupt. Setting a bit allows the corresponding raw interrupt signal to be routed to the interrupt controller. Clearing a bit prevents the raw interrupt signal from being sent to the interrupt controller.

UART Interrupt Mask (UARTIM)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000

Offset 0x038



- 1 An interrupt is sent to the interrupt controller when the LMSBRIS bit in the UARTRIS register is set.
- The LMSBRIS interrupt is suppressed and not sent to the interrupt controller.

| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 12:11 | reserved | RO | 0x0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 10 | OEIM | R/W | 0 | UART Overrun Error Interrupt Mask |
| | | | | Value Description |
| | | | | An interrupt is sent to the interrupt controller when the OERIS bit in the UARTRIS register is set. |
| | | | | O The OERIS interrupt is suppressed and not sent to the interrupt controller. |
| 9 | BEIM | R/W | 0 | UART Break Error Interrupt Mask |
| | | | | Value Description |
| | | | | An interrupt is sent to the interrupt controller when the BERIS bit in the UARTRIS register is set. |
| | | | | O The BERIS interrupt is suppressed and not sent to the interrupt controller. |
| 8 | PEIM | R/W | 0 | UART Parity Error Interrupt Mask |
| | | | | Value Description |
| | | | | An interrupt is sent to the interrupt controller when the PERIS bit in the UARTRIS register is set. |
| | | | | O The PERIS interrupt is suppressed and not sent to the interrupt controller. |
| 7 | FEIM | R/W | 0 | UART Framing Error Interrupt Mask |
| | | | | Value Description |
| | | | | An interrupt is sent to the interrupt controller when the FERIS bit in the UARTRIS register is set. |
| | | | | O The FERIS interrupt is suppressed and not sent to the interrupt controller. |
| 6 | RTIM | R/W | 0 | UART Receive Time-Out Interrupt Mask |
| | | | | Value Description |
| | | | | An interrupt is sent to the interrupt controller when the RTRIS bit in the UARTRIS register is set. |
| | | | | O The RTRIS interrupt is suppressed and not sent to the interrupt controller. |


| Bit/Field | Name | Туре | Reset | Description |
|-----------|-------|------|-------|---|
| 5 | TXIM | R/W | 0 | UART Transmit Interrupt Mask |
| | | | | Value Description |
| | | | | An interrupt is sent to the interrupt controller when the TXRIS bit in the UARTRIS register is set. |
| | | | | O The TXRIS interrupt is suppressed and not sent to the interrupt controller. |
| 4 | RXIM | R/W | 0 | UART Receive Interrupt Mask |
| | | | | Value Description |
| | | | | An interrupt is sent to the interrupt controller when the RXRIS bit in the UARTRIS register is set. |
| | | | | O The RXRIS interrupt is suppressed and not sent to the interrupt controller. |
| 3 | DSRIM | R/W | 0 | UART Data Set Ready Modem Interrupt Mask |
| | | | | Value Description |
| | | | | An interrupt is sent to the interrupt controller when the DSRRIS bit in the UARTRIS register is set. |
| | | | | 0 The DSRRIS interrupt is suppressed and not sent to the interrupt controller. |
| 2 | DCDIM | R/W | 0 | UART Data Carrier Detect Modem Interrupt Mask |
| | | | | Value Description |
| | | | | An interrupt is sent to the interrupt controller when the DCDRIS bit in the UARTRIS register is set. |
| | | | | 0 The DCDRIS interrupt is suppressed and not sent to the interrupt controller. |
| 1 | CTSIM | R/W | 0 | UART Clear to Send Modem Interrupt Mask |
| | | | | Value Description |
| | | | | An interrupt is sent to the interrupt controller when the CTSRIS bit in the UARTRIS register is set. |
| | | | | O The CTSRIS interrupt is suppressed and not sent to the interrupt controller. |
| 0 | RIIM | R/W | 0 | UART Ring Indicator Modem Interrupt Mask |
| | | | | Value Description |
| | | | | An interrupt is sent to the interrupt controller when the RIRIS bit in the UARTRIS register is set. |
| | | | | 0 The RIRIS interrupt is suppressed and not sent to the interrupt controller. |

Register 11: UART Raw Interrupt Status (UARTRIS), offset 0x03C

The **UARTRIS** register is the raw interrupt status register. On a read, this register gives the current raw status value of the corresponding interrupt. A write has no effect.

UART Raw Interrupt Status (UARTRIS)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0x03C Type RO, reset 0x0000.000F



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|--------|---|
| 31:16 | reserved | RO | 0x0000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 15 | LME5RIS | RO | 0 | LIN Mode Edge 5 Raw Interrupt Status |
| | | | | Value Description |
| | | | | 1 The timer value at the 5th falling edge of the LIN Sync Field has been captured. |
| | | | | 0 No interrupt |
| | | | | This bit is cleared by writing a 1 to the LME5IC bit in the ${\bf UARTICR}$ register. |
| 14 | LME1RIS | RO | 0 | LIN Mode Edge 1 Raw Interrupt Status |
| | | | | Value Description |
| | | | | 1 The timer value at the 1st falling edge of the LIN Sync Field has been captured. |
| | | | | 0 No interrupt |
| | | | | This bit is cleared by writing a 1 to the ${\tt LMEIIC}$ bit in the $\textbf{UARTICR}$ register. |
| 13 | LMSBRIS | RO | 0 | LIN Mode Sync Break Raw Interrupt Status |
| | | | | Value Description |
| | | | | 1 A LIN Sync Break has been detected. |
| | | | | 0 No interrupt |

register.

This bit is cleared by writing a 1 to the ${\tt LMSBIC}$ bit in the UARTICR

| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 12:11 | reserved | RO | 0x0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 10 | OERIS | RO | 0 | UART Overrun Error Raw Interrupt Status |
| | | | | Value Description 1 An overrun error has occurred. 0 No interrupt |
| | | | | This bit is cleared by writing a 1 to the <code>OEIC</code> bit in the $\textbf{UARTICR}$ register. |
| 9 | BERIS | RO | 0 | UART Break Error Raw Interrupt Status |
| | | | | Value Description 1 A break error has occurred. 0 No interrupt |
| | | | | This bit is cleared by writing a 1 to the BEIC bit in the UARTICR register. |
| 8 | PERIS | RO | 0 | UART Parity Error Raw Interrupt Status |
| | | | | Value Description 1 A parity error has occurred. 0 No interrupt |
| | | | | This bit is cleared by writing a 1 to the PEIC bit in the UARTICR register. |
| 7 | FERIS | RO | 0 | UART Framing Error Raw Interrupt Status |
| | | | | Value Description 1 A framing error has occurred. 0 No interrupt |
| | | | | This bit is cleared by writing a 1 to the FEIC bit in the UARTICR register. |
| 6 | RTRIS | RO | 0 | UART Receive Time-Out Raw Interrupt Status |
| | | | | Value Description 1 A receive time out has occurred. 0 No interrupt |

This bit is cleared by writing a 1 to the ${\tt RTIC}$ bit in the UARTICR register.

| Bit/Field | Name | Туре | Reset | Description |
|-----------|--------|------|-------|--|
| 5 | TXRIS | RO | 0 | UART Transmit Raw Interrupt Status |
| | | | | Value Description |
| | | | | If the EOT bit in the UARTCTRL register is clear, the transmit FIFO level has passed through the condition defined in the UARTIFLS register. |
| | | | | If the ${\tt EOT}$ bit is clear, the last bit of all transmitted data and flags has left the serializer. |
| | | | | 0 No interrupt |
| | | | | This bit is cleared by writing a 1 to the TXIC bit in the UARTICR register. |
| 4 | RXRIS | RO | 0 | UART Receive Raw Interrupt Status |
| | | | | Value Description |
| | | | | 1 The receive FIFO level has passed through the condition defined in the UARTIFLS register. |
| | | | | 0 No interrupt |
| | | | | This bit is cleared by writing a 1 to the RXIC bit in the UARTICR register. |
| 3 | DSRRIS | RO | 0 | UART Data Set Ready Modem Raw Interrupt Status |
| | | | | Value Description |
| | | | | 1 Data Set Ready used for software flow control. |
| | | | | 0 No interrupt |
| | | | | This bit is cleared by writing a 1 to the DSRIC bit in the UARTICR register. |
| 2 | DCDRIS | RO | 0 | UART Data Carrier Detect Modem Raw Interrupt Status |
| | | | | Value Description |
| | | | | 1 Data Carrier Detect used for software flow control. |
| | | | | 0 No interrupt |
| | | | | This bit is cleared by writing a 1 to the DCDIC bit in the UARTICR register. |
| 1 | CTSRIS | RO | 0 | UART Clear to Send Modem Raw Interrupt Status |
| | | | | Value Description |
| | | | | 1 Clear to Send used for software flow control. |
| | | | | 0 No interrupt |
| | | | | This bit is cleared by writing a 1 to the CTSIC bit in the UARTICR register. |

| Bit/Field | Name | Type | Reset | Description |
|-----------|-------|------|-------|--|
| 0 | RIRIS | RO | 0 | UART Ring Indicator Modem Raw Interrupt Status |
| | | | | Value Description |
| | | | | 1 Ring Indicator used for software flow control. |
| | | | | 0 No interrupt |
| | | | | This bit is cleared by writing a 1 to the RIIC bit in the UARTICR register. |

Register 12: UART Masked Interrupt Status (UARTMIS), offset 0x040

The **UARTMIS** register is the masked interrupt status register. On a read, this register gives the current masked status value of the corresponding interrupt. A write has no effect.

UART Masked Interrupt Status (UARTMIS)


Name

Type

Reset

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0x040 Type RO, reset 0x0000.0000

Bit/Field



Description

| Diet loid | ranio | 1,700 | 110001 | Boompton |
|-----------|----------|-------|--------|---|
| 31:16 | reserved | RO | 0x0000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 15 | LME5MIS | RO | 0 | LIN Mode Edge 5 Masked Interrupt Status |
| | | | | Value Description |
| | | | | An unmasked interrupt was signaled due to the 5th falling edge of the LIN Sync Field. |
| | | | | O An interrupt has not occurred or is masked. |
| | | | | This bit is cleared by writing a 1 to the LME5IC bit in the UARTICR register. |
| 14 | LME1MIS | RO | 0 | LIN Mode Edge 1 Masked Interrupt Status |
| | | | | Value Description |
| | | | | An unmasked interrupt was signaled due to the 1st falling edge of the LIN Sync Field. |
| | | | | O An interrupt has not occurred or is masked. |
| | | | | This bit is cleared by writing a 1 to the LME1IC bit in the UARTICR register. |
| 13 | LMSBMIS | RO | 0 | LIN Mode Sync Break Masked Interrupt Status |
| | | | | Value Description |
| | | | | An unmasked interrupt was signaled due the receipt of a LIN Sync Break. |

An interrupt has not occurred or is masked.

This bit is cleared by writing a 1 to the LMSBIC bit in the **UARTICR**

0

register.

| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|--|
| 12:11 | reserved | RO | 0x0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 10 | OEMIS | RO | 0 | UART Overrun Error Masked Interrupt Status |
| | | | | Value Description 1 An unmasked interrupt was signaled due to an overrun error. 0 An interrupt has not occurred or is masked. |
| | | | | This bit is cleared by writing a 1 to the OEIC bit in the UARTICR register. |
| 9 | BEMIS | RO | 0 | UART Break Error Masked Interrupt Status |
| | | | | Value Description 1 An unmasked interrupt was signaled due to a break error. O An interrupt has not occurred or is masked. |
| | | | | This bit is cleared by writing a 1 to the BEIC bit in the UARTICR register. |
| 8 | PEMIS | RO | 0 | UART Parity Error Masked Interrupt Status |
| | | | | Value Description 1 An unmasked interrupt was signaled due to a parity error. 0 An interrupt has not occurred or is masked. |
| | | | | This bit is cleared by writing a 1 to the PEIC bit in the UARTICR register. |
| 7 | FEMIS | RO | 0 | UART Framing Error Masked Interrupt Status |
| | | | | Value Description 1 An unmasked interrupt was signaled due to a framing error. 0 An interrupt has not occurred or is masked. |
| | | | | This bit is cleared by writing a 1 to the FEIC bit in the UARTICR register. |
| 6 | RTMIS | RO | 0 | UART Receive Time-Out Masked Interrupt Status |
| | | | | Value Description 1 An unmasked interrupt was signaled due to a receive time out. 0 An interrupt has not occurred or is masked. |
| _ | TVANO | D0 | 0 | This bit is cleared by writing a 1 to the RTIC bit in the UARTICR register. |
| 5 | TXMIS | RO | 0 | UART Transmit Masked Interrupt Status Value Description |
| | | | | An unmasked interrupt was signaled due to passing through the specified transmit FIFO level (if the EOT bit is clear) or due to the transmission of the last data bit (if the EOT bit is set). |
| | | | | O An interrupt has not occurred or is masked. |
| | | | | This bit is cleared by writing a 1 to the ${\tt TXIC}$ bit in the $\textbf{UARTICR}$ register. |

| Bit/Field | Name | Туре | Reset | Description |
|-----------|--------|------|-------|--|
| 4 | RXMIS | RO | 0 | UART Receive Masked Interrupt Status |
| | | | | Value Description |
| | | | | An unmasked interrupt was signaled due to passing through the specified receive FIFO level. |
| | | | | O An interrupt has not occurred or is masked. |
| | | | | This bit is cleared by writing a 1 to the RXIC bit in the UARTICR register. |
| 3 | DSRMIS | RO | 0 | UART Data Set Ready Modem Masked Interrupt Status |
| | | | | Value Description |
| | | | | 1 An unmasked interrupt was signaled due to Data Set Ready. |
| | | | | O An interrupt has not occurred or is masked. |
| | | | | This bit is cleared by writing a 1 to the DSRIC bit in the UARTICR register. |
| 2 | DCDMIS | RO | 0 | UART Data Carrier Detect Modem Masked Interrupt Status |
| | | | | Value Description |
| | | | | 1 An unmasked interrupt was signaled due to Data Carrier Detect. |
| | | | | O An interrupt has not occurred or is masked. |
| | | | | This bit is cleared by writing a 1 to the DCDIC bit in the UARTICR register. |
| 1 | CTSMIS | RO | 0 | UART Clear to Send Modem Masked Interrupt Status |
| | | | | Value Description |
| | | | | 1 An unmasked interrupt was signaled due to Clear to Send. |
| | | | | O An interrupt has not occurred or is masked. |
| | | | | This bit is cleared by writing a 1 to the CTSIC bit in the UARTICR register. |
| 0 | RIMIS | RO | 0 | UART Ring Indicator Modem Masked Interrupt Status |
| | | | | Value Description |
| | | | | 1 An unmasked interrupt was signaled due to Ring Indicator. |
| | | | | 0 An interrupt has not occurred or is masked. |
| | | | | |

October 09, 2009 541

This bit is cleared by writing a 1 to the ${\tt RIIC}$ bit in the UARTICR register.

Register 13: UART Interrupt Clear (UARTICR), offset 0x044

The **UARTICR** register is the interrupt clear register. On a write of 1, the corresponding interrupt (both raw interrupt and masked interrupt, if enabled) is cleared. A write of 0 has no effect.

UART Interrupt Clear (UARTICR)

UART0 base: 0x4000.C000
UART1 base: 0x4000.D000
UART2 base: 0x4000.E000
Offset 0x044
Type W1C, reset 0x0000.0000

| | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|-------|---------|---------|---------|------|------|------|------|------|------|------|------|------|--------|--------|--------|-------|
| | | | | | | | | rese | rved | | | | | | | |
| Type | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | LME5MIC | LME1MIC | LMSBMIC | rese | rved | OEIC | BEIC | PEIC | FEIC | RTIC | TXIC | RXIC | DSRMIC | DCDMIC | CTSMIC | RIMIC |
| Type | W1C | W1C | W1C | RO | RO | W1C | W1C | W1C | W1C |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|--------|---|
| 31:16 | reserved | RO | 0x0000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 15 | LME5MIC | W1C | 0 | LIN Mode Edge 5 Interrupt Clear |
| | | | | Writing a 1 to this bit clears the LME5RIS bit in the UARTRIS register and the LME5MIS bit in the UARTMIS register. |
| 14 | LME1MIC | W1C | 0 | LIN Mode Edge 1 Interrupt Clear |
| | | | | Writing a 1 to this bit clears the LME1RIS bit in the UARTRIS register and the LME1MIS bit in the UARTMIS register. |
| 13 | LMSBMIC | W1C | 0 | LIN Mode Sync Break Interrupt Clear |
| | | | | Writing a 1 to this bit clears the LMSBRIS bit in the UARTRIS register and the LMSBMIS bit in the UARTMIS register. |
| 12:11 | reserved | RO | 0x0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 10 | OEIC | W1C | 0 | Overrun Error Interrupt Clear |
| | | | | Writing a 1 to this bit clears the OERIS bit in the UARTRIS register and the OEMIS bit in the UARTMIS register. |
| 9 | BEIC | W1C | 0 | Break Error Interrupt Clear |
| | | | | Writing a 1 to this bit clears the BERIS bit in the UARTRIS register and the BEMIS bit in the UARTMIS register. |
| 8 | PEIC | W1C | 0 | Parity Error Interrupt Clear |
| | | | | Writing a 1 to this bit clears the PERIS bit in the UARTRIS register and the PEMIS bit in the UARTMIS register. |

| Bit/Field | Name | Туре | Reset | Description |
|-----------|--------|------|-------|--|
| 7 | FEIC | W1C | 0 | Framing Error Interrupt Clear |
| | | | | Writing a 1 to this bit clears the FERIS bit in the UARTRIS register and the FEMIS bit in the UARTMIS register. |
| 6 | RTIC | W1C | 0 | Receive Time-Out Interrupt Clear |
| | | | | Writing a 1 to this bit clears the RTRIS bit in the UARTRIS register and the RTMIS bit in the UARTMIS register. |
| 5 | TXIC | W1C | 0 | Transmit Interrupt Clear |
| | | | | Writing a 1 to this bit clears the ${\tt TXRIS}$ bit in the <code>UARTRIS</code> register and the <code>TXMIS</code> bit in the <code>UARTMIS</code> register. |
| 4 | RXIC | W1C | 0 | Receive Interrupt Clear |
| | | | | Writing a 1 to this bit clears the RXRIS bit in the UARTRIS register and the RXMIS bit in the UARTMIS register. |
| 3 | DSRMIC | W1C | 0 | UART Data Set Ready Modem Interrupt Clear |
| | | | | Writing a 1 to this bit clears the DSRRIS bit in the UARTRIS register and the DSRMIS bit in the UARTMIS register. |
| 2 | DCDMIC | W1C | 0 | UART Data Carrier Detect Modem Interrupt Clear |
| | | | | Writing a 1 to this bit clears the DCDRIS bit in the UARTRIS register and the DCDMIS bit in the UARTMIS register. |
| 1 | CTSMIC | W1C | 0 | UART Clear to Send Modem Interrupt Clear |
| | | | | Writing a 1 to this bit clears the CTSRIS bit in the UARTRIS register and the CTSMIS bit in the UARTMIS register. |
| 0 | RIMIC | W1C | 0 | UART Ring Indicator Modem Interrupt Clear |
| | | | | Writing a 1 to this bit clears the RIRIS bit in the UARTRIS register and the RIMIS bit in the UARTMIS register. |

Register 14: UART DMA Control (UARTDMACTL), offset 0x048

The **UARTDMACTL** register is the DMA control register.

UART DMA Control (UARTDMACTL)


RXDMAE

R/W

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000

Offset 0x048

Type R/W, reset 0x0000.0000



Receive DMA Enable

0

Value Description

1 μDMA for the receive FIFO is enabled.

μDMA for the transmit FIFO is disabled.

0 μDMA for the receive FIFO is disabled.

Register 15: UART LIN Control (UARTLCTL), offset 0x090


The **UARTLCTL** register is the configures the operation of the UART when in LIN mode.

UART LIN Control (UARTLCTL)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000

Offset 0x090

Type R/W, reset 0x0000.0000



| Bit/Field | Name | туре | Reset | Description |
|-----------|----------|------|-----------|---|
| 31:6 | reserved | RO | 0x0000.00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 5:4 | BLEN | R/W | 0x0 | Sync Break Length |
| | | | | Value Description |
| | | | | 0x3 Sync break length is 16T bits |
| | | | | 0x2 Sync break length is 15T bits |
| | | | | 0x1 Sync break length is 14T bits |
| | | | | 0x0 Sync break length is 13T bits (default) |
| 3:1 | reserved | RO | 0x0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 0 | MASTER | R/W | 0 | LIN Master Enable |

Value Description

- 1 The UART operates as a LIN master.
- 0 The UART operates as a LIN slave.


Register 16: UART LIN Snap Shot (UARTLSS), offset 0x094

The **UARTLSS** register captures the free-running timer value when either the Sync Edge 1 or the Sync Edge 5 is detected in LIN mode.

UART LIN Snap Shot (UARTLSS)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0x094

Offset 0x094 Type RO, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|--------|---|
| 31:16 | reserved | RO | 0x0000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 15:0 | TSS | RO | 0x0000 | Timer Snap Shot |

This field contains the value of the free-running timer when either the Sync Edge 5 or the Sync Edge 1 was detected.


Register 17: UART LIN Timer (UARTLTIM), offset 0x098

The **UARTLTIM** register contains the current timer value for the free-running timer that is used to calculate the baud rate when in LIN slave mode. The value in this register is used along with the value in the UART LIN Snap Shot (UARTLSS) register to adjust the baud rate to match that of the master.

UART LIN Timer (UARTLTIM)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000

Offset 0x098 Type RO, reset 0x0000.0000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|--------|---|
| 31:16 | reserved | RO | 0x0000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 15:0 | TIMER | RO | 0x0000 | Timer Value |


This field contains the value of the free-running timer.

Register 18: UART Peripheral Identification 4 (UARTPeriphID4), offset 0xFD0

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 4 (UARTPeriphID4)

UART0 base: 0x4000.C000
UART1 base: 0x4000.D000
UART2 base: 0x4000.E000
Offset 0xFD0
Type RO, reset 0x0000.0000




| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-----------|---|
| 31:8 | reserved | RO | 0x0000.00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | PID4 | RO | 0x00 | UART Peripheral ID Register [7:0] |

Register 19: UART Peripheral Identification 5 (UARTPeriphID5), offset 0xFD4

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 5 (UARTPeriphID5)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0xFD4 Type RO, reset 0x0000.0000




| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-----------|---|
| 31:8 | reserved | RO | 0x0000.00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | PID5 | RO | 0x00 | UART Peripheral ID Register [15:8] |

Register 20: UART Peripheral Identification 6 (UARTPeriphID6), offset 0xFD8

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 6 (UARTPeriphID6)

UART0 base: 0x4000.C000
UART1 base: 0x4000.D000
UART2 base: 0x4000.E000
Offset 0xFD8
Type RO, reset 0x0000.0000




| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-----------|---|
| 31:8 | reserved | RO | 0x0000.00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | PID6 | RO | 0x00 | UART Peripheral ID Register [23:16] |

Register 21: UART Peripheral Identification 7 (UARTPeriphID7), offset 0xFDC

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 7 (UARTPeriphID7)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0xFDC Type RO, reset 0x0000.0000




| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-----------|---|
| 31:8 | reserved | RO | 0x0000.00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | PID7 | RO | 0x00 | UART Peripheral ID Register [31:24] |

Register 22: UART Peripheral Identification 0 (UARTPeriphID0), offset 0xFE0

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 0 (UARTPeriphID0)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0xFE0 Type RO, reset 0x0000.0060




| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-----------|---|
| 31:8 | reserved | RO | 0x0000.00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | PID0 | RO | 0x60 | UART Peripheral ID Register [7:0] |

Register 23: UART Peripheral Identification 1 (UARTPeriphID1), offset 0xFE4

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 1 (UARTPeriphID1)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0xFE4 Type RO, reset 0x0000.0000




| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-----------|---|
| 31:8 | reserved | RO | 0x0000.00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | PID1 | RO | 0x00 | UART Peripheral ID Register [15:8] |

Register 24: UART Peripheral Identification 2 (UARTPeriphID2), offset 0xFE8

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 2 (UARTPeriphID2)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0xFE8 Type RO, reset 0x0000.0018




| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-----------|---|
| 31:8 | reserved | RO | 0x0000.00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | PID2 | RO | 0x18 | UART Peripheral ID Register [23:16] |

Register 25: UART Peripheral Identification 3 (UARTPeriphID3), offset 0xFEC

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 3 (UARTPeriphID3)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0xFEC Type RO, reset 0x0000.0001




| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-----------|---|
| 31:8 | reserved | RO | 0x0000.00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | PID3 | RO | 0x01 | UART Peripheral ID Register [31:24] |

Register 26: UART PrimeCell Identification 0 (UARTPCellID0), offset 0xFF0

The **UARTPCellIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART PrimeCell Identification 0 (UARTPCellID0)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0xFF0 Type RO, reset 0x0000.000D



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-----------|---|
| 31:8 | reserved | RO | 0x0000.00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | CID0 | RO | 0x0D | UART PrimeCell ID Register [7:0] |


Provides software a standard cross-peripheral identification system.

Register 27: UART PrimeCell Identification 1 (UARTPCellID1), offset 0xFF4

The **UARTPCellIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART PrimeCell Identification 1 (UARTPCellID1)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0xFF4 Type RO, reset 0x0000.00F0



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-----------|---|
| 31:8 | reserved | RO | 0x0000.00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | CID1 | RO | 0xF0 | UART PrimeCell ID Register [15:8] |

Provides software a standard cross-peripheral identification system.

Register 28: UART PrimeCell Identification 2 (UARTPCellID2), offset 0xFF8

The **UARTPCellIDn** registers are hard-coded and the fields within the registers determine the reset values.

RO

0

0

0

UART PrimeCell Identification 2 (UARTPCellID2)

RO

0

RO

0

RO

0

0

0

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0xFF8
Type RO, reset 0x0000.0005


Туре

Reset

RO

0

0



RO

0

| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-----------|---|
| 31:8 | reserved | RO | 0x0000.00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | CID2 | RO | 0x05 | UART PrimeCell ID Register [23:16] |

Provides software a standard cross-peripheral identification system.

0

RO

0

RO


0

Register 29: UART PrimeCell Identification 3 (UARTPCellID3), offset 0xFFC

The **UARTPCellIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART PrimeCell Identification 3 (UARTPCellID3)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0xFFC Type RO, reset 0x0000.00B1



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-----------|---|
| 31:8 | reserved | RO | 0x0000.00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | CID3 | RO | 0xB1 | UART PrimeCell ID Register [31:24] |

Provides software a standard cross-peripheral identification system.

15 Synchronous Serial Interface (SSI)


The Stellaris[®] microcontroller includes two Synchronous Serial Interface (SSI) modules. Each SSI is a master or slave interface for synchronous serial communication with peripheral devices that have either Freescale SPI, MICROWIRE, or Texas Instruments synchronous serial interfaces.

The Stellaris® LM3S5P56 controller includes two SSI modules with the following features:

- Programmable interface operation for Freescale SPI, MICROWIRE, or Texas Instruments synchronous serial interfaces
- Master or slave operation
- Programmable clock bit rate and prescaler
- Separate transmit and receive FIFOs, each 16 bits wide and 8 locations deep
- Programmable data frame size from 4 to 16 bits
- Internal loopback test mode for diagnostic/debug testing
- Standard FIFO-based interrupts and End-of-Transmission interrupt
- Efficient transfers using Micro Direct Memory Access Controller (μDMA)
 - Separate channels for transmit and receive
 - Receive single request asserted when data is in the FIFO; burst request asserted when FIFO contains 4 entries
 - Transmit single request asserted when there is space in the FIFO; burst request asserted when FIFO contains 4 entries

15.1 Block Diagram

Figure 15-1. SSI Module Block Diagram



15.2 Signal Description

Table 15-1 on page 562 lists the external signals of the SSI module and describes the function of each. The SSI signals are alternate functions for some GPIO signals and default to be GPIO signals at reset., with the exception of the SSIOClk, SSIOFSS, SSIORX, and SSIOTX pins which default to the SSI function. The column in the table below titled "Pin Mux/Pin Assignment" lists the possible GPIO pin placements for the SSI signals. The AFSEL bit in the GPIO Alternate Function Select (GPIOAFSEL) register (page 330) should be set to choose the SSI function. The number in

parentheses is the encoding that must be programmed into the PMCn field in the **GPIO Port Control** (**GPIOPCTL**) register (page 347) to assign the SSI signal to the specified GPIO port pin. For more information on configuring GPIOs, see "General-Purpose Input/Outputs (GPIOs)" on page 308.

Table 15-1. Signals for SSI

| Pin Name | Pin Number | Pin Mux / Pin Assignment | Pin Type | Buffer Type ^a | Description |
|----------|------------|-----------------------------|----------|--------------------------|------------------------|
| SSI0Clk | 19 | PA2 (1) | I/O | TTL | SSI module 0 clock. |
| SSI0Fss | 20 | PA3 (1) | I/O | TTL | SSI module 0 frame. |
| SSIORx | 21 | PA4 (1) | 1 | TTL | SSI module 0 receive. |
| SSIOTx | 22 | PA5 (1) | 0 | TTL | SSI module 0 transmit. |
| SSI1Clk | 6 | PE0 (2) | I/O | TTL | SSI module 1 clock. |
| SSI1Fss | 5 | PE1 (2) | I/O | TTL | SSI module 1 frame. |
| SSI1Rx | 2 | PE2 (2) | 1 | TTL | SSI module 1 receive. |
| SSI1Tx | 1 | PE3 (2) | 0 | TTL | SSI module 1 transmit. |

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

15.3 Functional Description

The SSI performs serial-to-parallel conversion on data received from a peripheral device. The CPU accesses data, control, and status information. The transmit and receive paths are buffered with internal FIFO memories allowing up to eight 16-bit values to be stored independently in both transmit and receive modes. The SSI also supports the μ DMA interface. The transmit and receive FIFOs can be programmed as destination/source addresses in the μ DMA module. μ DMA operation is enabled by setting the appropriate bit(s) in the **SSIDMACTL** register (see page 589).

15.3.1 Bit Rate Generation

The SSI includes a programmable bit rate clock divider and prescaler to generate the serial output clock. Bit rates are supported to 2 MHz and higher, although maximum bit rate is determined by peripheral devices.

The serial bit rate is derived by dividing down the input clock (SysClk). The clock is first divided by an even prescale value CPSDVSR from 2 to 254, which is programmed in the **SSI Clock Prescale** (**SSICPSR**) register (see page 582). The clock is further divided by a value from 1 to 256, which is 1 + SCR, where SCR is the value programmed in the **SSI Control 0 (SSICR0)** register (see page 575).

The frequency of the output clock SSIClk is defined by:

```
SSIClk = SysClk / (CPSDVSR * (1 + SCR))
```

Note: For master mode, the system clock must be at least two times faster than the SSIClk. For slave mode, the system clock must be at least 12 times faster than the SSIClk.

See "Synchronous Serial Interface (SSI)" on page 966 to view SSI timing parameters.

15.3.2 FIFO Operation

15.3.2.1 Transmit FIFO

The common transmit FIFO is a 16-bit wide, 8-locations deep, first-in, first-out memory buffer. The CPU writes data to the FIFO by writing the **SSI Data (SSIDR)** register (see page 579), and data is stored in the FIFO until it is read out by the transmission logic.

When configured as a master or a slave, parallel data is written into the transmit FIFO prior to serial conversion and transmission to the attached slave or master, respectively, through the SSITX pin.

In slave mode, the SSI transmits data each time the master initiates a transaction. If the transmit FIFO is empty and the master initiates, the slave transmits the 8th most recent value in the transmit FIFO. If less than 8 values have been written to the transmit FIFO since the SSI module clock was enabled using the SSI bit in the **RGCG1** register, then 0 is transmitted. Care should be taken to ensure that valid data is in the FIFO as needed. The SSI can be configured to generate an interrupt or a μ DMA request when the FIFO is empty.

15.3.2.2 Receive FIFO

The common receive FIFO is a 16-bit wide, 8-locations deep, first-in, first-out memory buffer. Received data from the serial interface is stored in the buffer until read out by the CPU, which accesses the read FIFO by reading the **SSIDR** register.

When configured as a master or slave, serial data received through the SSIRx pin is registered prior to parallel loading into the attached slave or master receive FIFO, respectively.

15.3.3 Interrupts

The SSI can generate interrupts when the following conditions are observed:

- Transmit FIFO service (when the transmit FIFO is half full or less)
- Receive FIFO service (when the receive FIFO is half full or more)
- Receive FIFO time-out
- Receive FIFO overrun
- End of transmission

All of the interrupt events are ORed together before being sent to the interrupt controller, so the SSI generates a single interrupt request to the controller regardless of the number of active interrupts. Each of the four individual maskable interrupts can be masked by clearing the appropriate bit in the **SSI Interrupt Mask (SSIIM)** register (see page 583). Setting the appropriate mask bit enables the interrupt.

The individual outputs, along with a combined interrupt output, allow use of either a global interrupt service routine or modular device drivers to handle interrupts. The transmit and receive dynamic dataflow interrupts have been separated from the status interrupts so that data can be read or written in response to the FIFO trigger levels. The status of the individual interrupt sources can be read from the SSI Raw Interrupt Status (SSIRIS) and SSI Masked Interrupt Status (SSIMIS) registers (see page 584 and page 586, respectively).

The receive FIFO has a time-out period that is 32 periods at the rate of SSIC1k (whether or not SSIC1k is currently active) and is started when the RX FIFO goes from EMPTY to not-EMPTY. If the RX FIFO is emptied before 32 clocks have passed, the time-out period is reset. As a result, the ISR should clear the Receive FIFO Time-out Interrupt just after reading out the RX FIFO by writing a 1 to the RTIC bit in the SSI Interrupt Clear (SSIICR) register. The interrupt should not be cleared so late that the ISR returns before the interrupt is actually cleared, or the ISR may be re-activated unnecessarily.

The End-of-Transmission (EOT) interrupt indicates that the data has been transmitted completely. This interrupt can be used to indicate when it is safe to turn off the SSI module clock or enter sleep mode. In addition, because transmitted data and received data complete at exactly the same time,

the interrupt can also indicate that read data is ready immediately, without waiting for the receive FIFO time-out period to complete.

15.3.4 Frame Formats

Each data frame is between 4 and 16 bits long, depending on the size of data programmed, and is transmitted starting with the MSB. There are three basic frame types that can be selected:

- Texas Instruments synchronous serial
- Freescale SPI
- MICROWIRE

For all three formats, the serial clock (SSIClk) is held inactive while the SSI is idle, and SSIClk transitions at the programmed frequency only during active transmission or reception of data. The idle state of SSIClk is utilized to provide a receive timeout indication that occurs when the receive FIFO still contains data after a timeout period.

For Freescale SPI and MICROWIRE frame formats, the serial frame (SSIFss) pin is active Low, and is asserted (pulled down) during the entire transmission of the frame.

For Texas Instruments synchronous serial frame format, the SSIFss pin is pulsed for one serial clock period starting at its rising edge, prior to the transmission of each frame. For this frame format, both the SSI and the off-chip slave device drive their output data on the rising edge of SSIC1k and latch data from the other device on the falling edge.

Unlike the full-duplex transmission of the other two frame formats, the MICROWIRE format uses a special master-slave messaging technique which operates at half-duplex. In this mode, when a frame begins, an 8-bit control message is transmitted to the off-chip slave. During this transmit, no incoming data is received by the SSI. After the message has been sent, the off-chip slave decodes it and, after waiting one serial clock after the last bit of the 8-bit control message has been sent, responds with the requested data. The returned data can be 4 to 16 bits in length, making the total frame length anywhere from 13 to 25 bits.

15.3.4.1 Texas Instruments Synchronous Serial Frame Format

Figure 15-2 on page 564 shows the Texas Instruments synchronous serial frame format for a single transmitted frame.




Figure 15-2. TI Synchronous Serial Frame Format (Single Transfer)


In this mode, SSIC1k and SSIFss are forced Low, and the transmit data line SSITx is tristated whenever the SSI is idle. Once the bottom entry of the transmit FIFO contains data, SSIFss is pulsed High for one SSIC1k period. The value to be transmitted is also transferred from the transmit FIFO to the serial shift register of the transmit logic. On the next rising edge of SSIC1k, the MSB

of the 4 to 16-bit data frame is shifted out on the SSITx pin. Likewise, the MSB of the received data is shifted onto the SSIRx pin by the off-chip serial slave device.

Both the SSI and the off-chip serial slave device then clock each data bit into their serial shifter on each falling edge of SSIClk. The received data is transferred from the serial shifter to the receive FIFO on the first rising edge of SSIClk after the LSB has been latched.

Figure 15-3 on page 565 shows the Texas Instruments synchronous serial frame format when back-to-back frames are transmitted.

Figure 15-3. TI Synchronous Serial Frame Format (Continuous Transfer)



15.3.4.2 Freescale SPI Frame Format

The Freescale SPI interface is a four-wire interface where the SSIFss signal behaves as a slave select. The main feature of the Freescale SPI format is that the inactive state and phase of the SSIClk signal are programmable through the SPO and SPH bits in the **SSISCRO** control register.

SPO Clock Polarity Bit

When the SPO clock polarity control bit is clear, it produces a steady state Low value on the SSIC1k pin. If the SPO bit is set, a steady state High value is placed on the SSIC1k pin when data is not being transferred.

SPH Phase Control Bit

The SPH phase control bit selects the clock edge that captures data and allows it to change state. The state of this bit has the most impact on the first bit transmitted by either allowing or not allowing a clock transition before the first data capture edge. When the SPH phase control bit is clear, data is captured on the first clock edge transition. If the SPH bit is set, data is captured on the second clock edge transition.

15.3.4.3 Freescale SPI Frame Format with SPO=0 and SPH=0

Single and continuous transmission signal sequences for Freescale SPI format with SPO=0 and SPH=0 are shown in Figure 15-4 on page 566 and Figure 15-5 on page 566.





Figure 15-4. Freescale SPI Format (Single Transfer) with SPO=0 and SPH=0

Note: Q is undefined.

Figure 15-5. Freescale SPI Format (Continuous Transfer) with SPO=0 and SPH=0



In this configuration, during idle periods:

- SSIC1k is forced Low
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSIClk pad

If the SSI is enabled and valid data is in the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low, causing slave data to be enabled onto the SSIRx input line of the master. The master SSITx output pad is enabled.

One half SSIC1k period later, valid master data is transferred to the SSITx pin. Once both the master and slave data have been set, the SSIC1k master clock pin goes High after one additional half SSIC1k period.

The data is now captured on the rising and propagated on the falling edges of the SSIC1k signal.

In the case of a single word transmission, after all bits of the data word have been transferred, the SSIFss line is returned to its idle High state one SSIC1k period after the last bit has been captured.


However, in the case of continuous back-to-back transmissions, the SSIFss signal must be pulsed High between each data word transfer because the slave select pin freezes the data in its serial peripheral register and does not allow it to be altered if the SPH bit is clear. Therefore, the master device must raise the SSIFss pin of the slave device between each data transfer to enable the

serial peripheral data write. On completion of the continuous transfer, the SSIFss pin is returned to its idle state one SSIClk period after the last bit has been captured.

15.3.4.4 Freescale SPI Frame Format with SPO=0 and SPH=1

The transfer signal sequence for Freescale SPI format with SPO=0 and SPH=1 is shown in Figure 15-6 on page 567, which covers both single and continuous transfers.

Figure 15-6. Freescale SPI Frame Format with SPO=0 and SPH=1



Note: Q is undefined.

In this configuration, during idle periods:

- SSIC1k is forced Low
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSIClk pad

If the SSI is enabled and valid data is in the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low. The master SSITx output is enabled. After an additional one-half SSIC1k period, both master and slave valid data are enabled onto their respective transmission lines. At the same time, the SSIC1k is enabled with a rising edge transition.

Data is then captured on the falling edges and propagated on the rising edges of the SSIC1k signal.

In the case of a single word transfer, after all bits have been transferred, the SSIFss line is returned to its idle High state one SSIClk period after the last bit has been captured.

For continuous back-to-back transfers, the SSIFss pin is held Low between successive data words, and termination is the same as that of the single word transfer.

15.3.4.5 Freescale SPI Frame Format with SPO=1 and SPH=0

Single and continuous transmission signal sequences for Freescale SPI format with SPO=1 and SPH=0 are shown in Figure 15-7 on page 568 and Figure 15-8 on page 568.





Figure 15-7. Freescale SPI Frame Format (Single Transfer) with SPO=1 and SPH=0

Note: Q is undefined.

Figure 15-8. Freescale SPI Frame Format (Continuous Transfer) with SPO=1 and SPH=0



In this configuration, during idle periods:

- SSIClk is forced High
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSIClk pad

If the SSI is enabled and valid data is in the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low, causing slave data to be immediately transferred onto the SSIRx line of the master. The master SSITx output pad is enabled.

One-half period later, valid master data is transferred to the SSITx line. Once both the master and slave data have been set, the SSIClk master clock pin becomes Low after one additional half SSIClk period, meaning that data is captured on the falling edges and propagated on the rising edges of the SSIClk signal.


In the case of a single word transmission, after all bits of the data word are transferred, the SSIFss line is returned to its idle High state one SSIClk period after the last bit has been captured.

However, in the case of continuous back-to-back transmissions, the SSIFss signal must be pulsed High between each data word transfer because the slave select pin freezes the data in its serial peripheral register and does not allow it to be altered if the SPH bit is clear. Therefore, the master device must raise the SSIFss pin of the slave device between each data transfer to enable the serial peripheral data write. On completion of the continuous transfer, the SSIFss pin is returned to its idle state one SSIClk period after the last bit has been captured.

15.3.4.6 Freescale SPI Frame Format with SPO=1 and SPH=1

The transfer signal sequence for Freescale SPI format with SPO=1 and SPH=1 is shown in Figure 15-9 on page 569, which covers both single and continuous transfers.

Figure 15-9. Freescale SPI Frame Format with SPO=1 and SPH=1



Note: Q is undefined.

In this configuration, during idle periods:

- SSIClk is forced High
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSIClk pad

If the SSI is enabled and valid data is in the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low. The master SSITx output pad is enabled. After an additional one-half SSIClk period, both master and slave data are enabled onto their respective transmission lines. At the same time, SSIClk is enabled with a falling edge transition. Data is then captured on the rising edges and propagated on the falling edges of the SSIClk signal.

After all bits have been transferred, in the case of a single word transmission, the SSIFss line is returned to its idle high state one SSIClk period after the last bit has been captured.

For continuous back-to-back transmissions, the SSIFss pin remains in its active Low state until the final bit of the last word has been captured and then returns to its idle state as described above.

For continuous back-to-back transfers, the SSIFss pin is held Low between successive data words and termination is the same as that of the single word transfer.

15.3.4.7 MICROWIRE Frame Format

Figure 15-10 on page 570 shows the MICROWIRE frame format for a single frame. Figure 15-11 on page 571 shows the same format when back-to-back frames are transmitted.




Figure 15-10. MICROWIRE Frame Format (Single Frame)

MICROWIRE format is very similar to SPI format, except that transmission is half-duplex instead of full-duplex and uses a master-slave message passing technique. Each serial transmission begins with an 8-bit control word that is transmitted from the SSI to the off-chip slave device. During this transmission, no incoming data is received by the SSI. After the message has been sent, the off-chip slave decodes it and, after waiting one serial clock after the last bit of the 8-bit control message has been sent, responds with the required data. The returned data is 4 to 16 bits in length, making the total frame length anywhere from 13 to 25 bits.

In this configuration, during idle periods:

- SSIC1k is forced Low
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low

A transmission is triggered by writing a control byte to the transmit FIFO. The falling edge of SSIFss causes the value contained in the bottom entry of the transmit FIFO to be transferred to the serial shift register of the transmit logic and the MSB of the 8-bit control frame to be shifted out onto the SSITx pin. SSIFss remains Low for the duration of the frame transmission. The SSIRx pin remains tristated during this transmission.

The off-chip serial slave device latches each control bit into its serial shifter on each rising edge of <code>SSIClk</code>. After the last bit is latched by the slave device, the control byte is decoded during a one clock wait-state, and the slave responds by transmitting data back to the SSI. Each bit is driven onto the <code>SSIRx</code> line on the falling edge of <code>SSIClk</code>. The SSI in turn latches each bit on the rising edge of <code>SSIClk</code>. At the end of the frame, for single transfers, the <code>SSIFss</code> signal is pulled High one clock period after the last bit has been latched in the receive serial shifter, causing the data to be transferred to the receive FIFO.

Note: The off-chip slave device can tristate the receive line either on the falling edge of SSIClk after the LSB has been latched by the receive shifter or when the SSIFss pin goes High.

For continuous transfers, data transmission begins and ends in the same manner as a single transfer. However, the SSIFss line is continuously asserted (held Low) and transmission of data occurs back-to-back. The control byte of the next frame follows directly after the LSB of the received data from the current frame. Each of the received values is transferred from the receive shifter on the falling edge of SSIClk, after the LSB of the frame has been latched into the SSI.




Figure 15-11. MICROWIRE Frame Format (Continuous Transfer)

In the MICROWIRE mode, the SSI slave samples the first bit of receive data on the rising edge of SSIClk after SSIFss has gone Low. Masters that drive a free-running SSIClk must ensure that the SSIFss signal has sufficient setup and hold margins with respect to the rising edge of SSIClk.

Figure 15-12 on page 571 illustrates these setup and hold time requirements. With respect to the SSIClk rising edge on which the first bit of receive data is to be sampled by the SSI slave, SSIFss must have a setup of at least two times the period of SSIClk on which the SSI operates. With respect to the SSIClk rising edge previous to this edge, SSIFss must have a hold of at least one SSIClk period.




Figure 15-12. MICROWIRE Frame Format, SSIFss Input Setup and Hold Requirements

15.3.5 DMA Operation

The SSI peripheral provides an interface to the μ DMA controller with separate channels for transmit and receive. The μ DMA operation of the SSI is enabled through the **SSI DMA Control (SSIDMACTL)** register. When μ DMA operation is enabled, the SSI asserts a μ DMA request on the receive or transmit channel when the associated FIFO can transfer data. For the receive channel, a single transfer request is asserted whenever any data is in the receive FIFO. A burst transfer request is asserted whenever the amount of data in the receive FIFO is 4 or more items. For the transmit channel, a single transfer request is asserted whenever at least one empty location is in the transmit FIFO. The burst request is asserted whenever the transmit FIFO has 4 or more empty slots. The single and burst μ DMA transfer requests are handled automatically by the μ DMA controller depending how the μ DMA channel is configured. To enable μ DMA operation for the receive channel, the RXDMAE bit of the **DMA Control (SSIDMACTL)** register should be set. To enable μ DMA is enabled, then the μ DMA controller triggers an interrupt when a transfer is complete. The interrupt occurs on the SSI interrupt vector. Therefore, if interrupts are used for SSI operation and μ DMA is enabled, the SSI interrupt handler must be designed to handle the μ DMA completion interrupt.

See "Micro Direct Memory Access (μ DMA)" on page 250 for more details about programming the μ DMA controller.

15.4 Initialization and Configuration

To enable and initialize the SSI, the following steps are necessary:

- Enable the SSI module by setting the SSI bit in the RCGC1 register (see page 169).
- **2.** Enable the clock to the appropriate GPIO module via the **RCGC2** register (see page 178). To find out which GPIO port to enable, refer to Table 23-5 on page 952.
- 3. Set the GPIO AFSEL bits for the appropriate pins (see page 330). To determine which GPIOs to configure, see Table 23-4 on page 947.
- **4.** Configure the PMCn fields in the **GPIOPCTL** register to assign the SSI signals to the appropriate pins. See page 347 and Table 23-5 on page 952.

For each of the frame formats, the SSI is configured using the following steps:

- 1. Ensure that the SSE bit in the SSICR1 register is clear before making any configuration changes.
- 2. Select whether the SSI is a master or slave:
 - **a.** For master operations, set the **SSICR1** register to 0x0000.0000.
 - **b.** For slave mode (output enabled), set the **SSICR1** register to 0x0000.0004.
 - c. For slave mode (output disabled), set the **SSICR1** register to 0x0000.000C.
- 3. Configure the clock prescale divisor by writing the **SSICPSR** register.
- 4. Write the **SSICR0** register with the following configuration:
 - Serial clock rate (SCR)
 - Desired clock phase/polarity, if using Freescale SPI mode (SPH and SPO)
 - The protocol mode: Freescale SPI, TI SSF, MICROWIRE (FRF)
 - The data size (DSS)
- **5.** Optionally, configure the μDMA channel (see "Micro Direct Memory Access (μDMA)" on page 250) and enable the DMA option(s) in the **SSIDMACTL** register.
- **6.** Enable the SSI by setting the SSE bit in the **SSICR1** register.

As an example, assume the SSI must be configured to operate with the following parameters:

- Master operation
- Freescale SPI mode (SPO=1, SPH=1)
- 1 Mbps bit rate
- 8 data bits

Assuming the system clock is 20 MHz, the bit rate calculation would be:

```
SSIClk = SysClk / (CPSDVSR * (1 + SCR)) 1x106 = 20x106 / (CPSDVSR * (1 + SCR))
```

In this case, if CPSDVSR=0x2, SCR must be 0x9.

The configuration sequence would be as follows:

- 1. Ensure that the SSE bit in the SSICR1 register is clear.
- 2. Write the SSICR1 register with a value of 0x0000.0000.
- 3. Write the SSICPSR register with a value of 0x0000.0002.
- **4.** Write the **SSICR0** register with a value of 0x0000.09C7.
- 5. The SSI is then enabled by setting the SSE bit in the SSICR1 register.

15.5 Register Map

Table 15-2 on page 573 lists the SSI registers. The offset listed is a hexadecimal increment to the register's address, relative to that SSI module's base address:

SSI0: 0x4000.8000SSI1: 0x4000.9000

Note that the SSI module clock must be enabled before the registers can be programmed (see page 169).

Note: The SSI must be disabled (see the SSE bit in the **SSICR1** register) before any of the control registers are reprogrammed.

Table 15-2. SSI Register Map

| Offset | Name | Туре | Reset | Description | See page |
|--------|--------------|------|-------------|---------------------------------|-------------|
| 0x000 | SSICR0 | R/W | 0x0000.0000 | SSI Control 0 | 575 |
| 0x004 | SSICR1 | R/W | 0x0000.0000 | SSI Control 1 | 577 |
| 0x008 | SSIDR | R/W | 0x0000.0000 | SSI Data | 579 |
| 0x00C | SSISR | RO | 0x0000.0003 | SSI Status | 580 |
| 0x010 | SSICPSR | R/W | 0x0000.0000 | SSI Clock Prescale | 582 |
| 0x014 | SSIIM | R/W | 0x0000.0000 | SSI Interrupt Mask | 583 |
| 0x018 | SSIRIS | RO | 0x0000.0008 | SSI Raw Interrupt Status | 584 |
| 0x01C | SSIMIS | RO | 0x0000.0000 | SSI Masked Interrupt Status | 586 |
| 0x020 | SSIICR | W1C | 0x0000.0000 | SSI Interrupt Clear | 588 |
| 0x024 | SSIDMACTL | R/W | 0x0000.0000 | SSI DMA Control | 589 |
| 0xFD0 | SSIPeriphID4 | RO | 0x0000.0000 | SSI Peripheral Identification 4 | 590 |
| 0xFD4 | SSIPeriphID5 | RO | 0x0000.0000 | SSI Peripheral Identification 5 | 591 |

Table 15-2. SSI Register Map (continued)

| Offset | Name | Туре | Reset | Description | See page |
|--------|--------------|------|-------------|---------------------------------|-------------|
| 0xFD8 | SSIPeriphID6 | RO | 0x0000.0000 | SSI Peripheral Identification 6 | 592 |
| 0xFDC | SSIPeriphID7 | RO | 0x0000.0000 | SSI Peripheral Identification 7 | 593 |
| 0xFE0 | SSIPeriphID0 | RO | 0x0000.0022 | SSI Peripheral Identification 0 | 594 |
| 0xFE4 | SSIPeriphID1 | RO | 0x0000.0000 | SSI Peripheral Identification 1 | 595 |
| 0xFE8 | SSIPeriphID2 | RO | 0x0000.0018 | SSI Peripheral Identification 2 | 596 |
| 0xFEC | SSIPeriphID3 | RO | 0x0000.0001 | SSI Peripheral Identification 3 | 597 |
| 0xFF0 | SSIPCellID0 | RO | 0x0000.000D | SSI PrimeCell Identification 0 | 598 |
| 0xFF4 | SSIPCellID1 | RO | 0x0000.00F0 | SSI PrimeCell Identification 1 | 599 |
| 0xFF8 | SSIPCellID2 | RO | 0x0000.0005 | SSI PrimeCell Identification 2 | 600 |
| 0xFFC | SSIPCellID3 | RO | 0x0000.00B1 | SSI PrimeCell Identification 3 | 601 |

15.6 Register Descriptions

The remainder of this section lists and describes the SSI registers, in numerical order by address offset

Register 1: SSI Control 0 (SSICR0), offset 0x000


The **SSICR0** register contains bit fields that control various functions within the SSI module. Functionality such as protocol mode, clock rate, and data size are configured in this register.

SSI Control 0 (SSICR0)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000

Offset 0x000

Type R/W, reset 0x0000.0000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|--------|--|
| 31:16 | reserved | RO | 0x0000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 15:8 | SCR | R/W | 0x00 | SSI Serial Clock Rate |
| | | | | This bit field is used to generate the transmit and receive bit rate of the SSI. The bit rate is: |
| | | | | BR=SSIClk/(CPSDVSR * (1 + SCR)) |
| | | | | where CPSDVSR is an even value from 2-254 programmed in the SSICPSR register, and SCR is a value from 0-255. |
| 7 | SPH | R/W | 0 | SSI Serial Clock Phase |
| | | | | This bit is only applicable to the Freescale SPI Format. |
| | | | | The SPH control bit selects the clock edge that captures data and allows it to change state. This bit has the most impact on the first bit transmitted by either allowing or not allowing a clock transition before the first data capture edge. |
| | | | | Value Description |
| | | | | O Data is captured on the first clock edge transition. |
| | | | | 1 Data is captured on the second clock edge transition. |
| 6 | SPO | R/W | 0 | SSI Serial Clock Polarity |

Value Description

- O A steady state Low value is placed on the SSIClk pin.
- 1 A steady state High value is placed on the SSIClk pin when data is not being transferred.

| Bit/Field | Name | Туре | Reset | Description |
|-----------|------|------|-------|---|
| 5:4 | FRF | R/W | 0x0 | SSI Frame Format Select |
| | | | | Value Frame Format 0x0 Freescale SPI Frame Format 0x1 Texas Instruments Synchronous Serial Frame Format 0x2 MICROWIRE Frame Format 0x3 Reserved |
| 3:0 | DSS | R/W | 0x0 | SSI Data Size Select |
| | | | | Value Data Size |
| | | | | 0x0-0x2 Reserved |
| | | | | 0x3 4-bit data |
| | | | | 0x4 5-bit data |
| | | | | 0x5 6-bit data |
| | | | | 0x6 7-bit data |
| | | | | 0x7 8-bit data |
| | | | | 0x8 9-bit data |
| | | | | 0x9 10-bit data |
| | | | | 0xA 11-bit data |
| | | | | 0xB 12-bit data |
| | | | | 0xC 13-bit data |
| | | | | 0xD 14-bit data |
| | | | | 0xE 15-bit data |
| | | | | 0xF 16-bit data |

Register 2: SSI Control 1 (SSICR1), offset 0x004

The SSICR1 register contains bit fields that control various functions within the SSI module. Master and slave mode functionality is controlled by this register.

SSI Control 1 (SSICR1)


SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000

Offset 0x004

3

SOD

Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|----------|---|
| 31:5 | reserved | RO | 0x0000.0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 4 | EOT | R/W | 0 | End of Transmission |
| | | | | Value Description |
| | | | | The TXRIS interrupt indicates that the transmit FIFO is half full or less. |

- 1 The End of Transmit interrupt mode for the TXRIS interrupt is enabled.
- This bit is relevant only in the Slave mode (MS=1). In multiple-slave systems, it is possible for the SSI master to broadcast a message to all

slaves in the system while ensuring that only one slave drives data onto the serial output line. In such systems, the TXD lines from multiple slaves could be tied together. To operate in such a system, the SOD bit can be configured so that the SSI slave does not drive the SSITx pin.

Value Description

SSI Slave Mode Output Disable

- 0 SSI can drive the SSITx output in Slave mode.
- 1 SSI must not drive the SSITx output in Slave mode.

2 MS R/W 0 SSI Master/Slave Select

R/W

0

This bit selects Master or Slave mode and can be modified only when the SSI is disabled (SSE=0).

Value Description

- 0 The SSI is configured as a master.
- The SSI is configured as a slave.

| Bit/Field | Name | Type | Reset | Description |
|-----------|------|------|-------|--|
| 1 | SSE | R/W | 0 | SSI Synchronous Serial Port Enable |
| | | | | Value Description |
| | | | | 0 SSI operation is disabled. |
| | | | | 1 SSI operation is enabled. |
| | | | | Note: This bit must be cleared before any control registers are reprogrammed. |
| 0 | LBM | R/W | 0 | SSI Loopback Mode |
| | | | | Value Description |
| | | | | 0 Normal serial port operation enabled. |

Output of the transmit serial shift register is connected internally

to the input of the receive serial shift register.

Register 3: SSI Data (SSIDR), offset 0x008

Important: Use caution when reading this register. Performing a read may change bit status.

The **SSIDR** register is 16-bits wide. When the **SSIDR** register is read, the entry in the receive FIFO that is pointed to by the current FIFO read pointer is accessed. When a data value is removed by the SSI receive logic from the incoming data frame, it is placed into the entry in the receive FIFO pointed to by the current FIFO write pointer.

When the **SSIDR** register is written to, the entry in the transmit FIFO that is pointed to by the write pointer is written to. Data values are removed from the transmit FIFO one value at a time by the transmit logic. Each data value is loaded into the transmit serial shifter, then serially shifted out onto the SSITX pin at the programmed bit rate.

When a data size of less than 16 bits is selected, the user must right-justify data written to the transmit FIFO. The transmit logic ignores the unused bits. Received data less than 16 bits is automatically right-justified in the receive buffer.


When the SSI is programmed for MICROWIRE frame format, the default size for transmit data is eight bits (the most significant byte is ignored). The receive data size is controlled by the programmer. The transmit FIFO and the receive FIFO are not cleared even when the SSE bit in the **SSICR1** register is cleared, allowing the software to fill the transmit FIFO before enabling the SSI.

SSI Data (SSIDR)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000

Offset 0x008

Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|--------|---|
| 31:16 | reserved | RO | 0x0000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 15:0 | DATA | R/W | 0x0000 | SSI Receive/Transmit Data |

A read operation reads the receive FIFO. A write operation writes the transmit FIFO.

Software must right-justify data when the SSI is programmed for a data size that is less than 16 bits. Unused bits at the top are ignored by the transmit logic. The receive logic automatically right-justifies the data.


Register 4: SSI Status (SSISR), offset 0x00C

The **SSISR** register contains bits that indicate the FIFO fill status and the SSI busy status.

SSI Status (SSISR)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0x00C

Type RO, reset 0x0000.0003



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-----------|---|
| 31:5 | reserved | RO | 0x0000.00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 4 | BSY | RO | 0 | SSI Busy Bit |
| | | | | Value Description |
| | | | | 0 The SSI is idle. |
| | | | | 1 The SSI is currently transmitting and/or receiving a frame, or the transmit FIFO is not empty. |
| 3 | RFF | RO | 0 | SSI Receive FIFO Full |
| | | | | Value Description |
| | | | | 0 The receive FIFO is not full. |
| | | | | 1 The receive FIFO is full. |
| 2 | RNE | RO | 0 | SSI Receive FIFO Not Empty |
| | | | | Value Description |
| | | | | 0 The receive FIFO is empty. |
| | | | | 1 The receive FIFO is not empty. |
| 1 | TNF | RO | 1 | SSI Transmit FIFO Not Full |
| | | | | Value Description |
| | | | | O The transmit FIFO is full |

0 The transmit FIFO is full.

The transmit FIFO is not full.

| Bit/Field | Name | Туре | Reset | Description |
|-----------|------|------|-------|---|
| 0 | TFE | RO | 1 | SSI Transmit FIFO Empty |
| | | | | Value Description 0 The transmit FIFO is not empty. |
| | | | | 1 The transmit FIFO is empty. |

Register 5: SSI Clock Prescale (SSICPSR), offset 0x010

The **SSICPSR** register specifies the division factor which is used to derive the <code>SSIClk</code> from the system clock. The clock is further divided by a value from 1 to 256, which is 1 + <code>SCR</code>. <code>SCR</code> is programmed in the **SSICR0** register. The frequency of the <code>SSIClk</code> is defined by:


```
SSIClk = SysClk / (CPSDVSR * (1 + SCR))
```

The value programmed into this register must be an even number between 2 and 254. The least-significant bit of the programmed number is hard-coded to zero. If an odd number is written to this register, data read back from this register has the least-significant bit as zero.

SSI Clock Prescale (SSICPSR)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0x010

Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | CPSDVSR | R/W | 0x00 | SSI Clock Prescale Divisor |

This value must be an even number from 2 to 254, depending on the frequency of ${\tt SSIClk}.$ The LSB always returns 0 on reads.

Register 6: SSI Interrupt Mask (SSIIM), offset 0x014

The **SSIIM** register is the interrupt mask set or clear register. It is a read/write register and all bits are cleared on reset.


On a read, this register gives the current value of the mask on the corresponding interrupt. Setting a bit sets the mask, preventing the interrupt from being signaled to the interrupt controller. Clearing a bit clears the corresponding mask, enabling the interrupt to be sent to the interrupt controller.

SSI Interrupt Mask (SSIIM)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000

Offset 0x014

Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|------------|---|
| 31:4 | reserved | RO | 0x0000.000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 3 | TXIM | R/W | 0 | SSI Transmit FIFO Interrupt Mask |
| | | | | Value Description |
| | | | | 0 The transmit FIFO interrupt is masked. |
| | | | | 1 The transmit FIFO interrupt is not masked. |
| 2 | RXIM | R/W | 0 | SSI Receive FIFO Interrupt Mask |
| | | | | Value Description |
| | | | | The receive FIFO interrupt is masked. |
| | | | | 1 The receive FIFO interrupt is not masked. |
| 1 | RTIM | R/W | 0 | SSI Receive Time-Out Interrupt Mask |
| | | | | Value Description |
| | | | | 0 The receive FIFO time-out interrupt is masked. |
| | | | | 1 The receive FIFO time-out interrupt is not masked. |
| 0 | RORIM | R/W | 0 | SSI Receive Overrun Interrupt Mask |
| | | | | Value Description |
| | | | | The receive FIFO overrun interrupt is masked. |
| | | | | |

The receive FIFO overrun interrupt is not masked.


Register 7: SSI Raw Interrupt Status (SSIRIS), offset 0x018

The SSIRIS register is the raw interrupt status register. On a read, this register gives the current raw status value of the corresponding interrupt prior to masking. A write has no effect.

SSI Raw Interrupt Status (SSIRIS)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0x018

Type RO, reset 0x0000.0008



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|------------|--|
| 31:4 | reserved | RO | 0x0000.000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 3 | TXRIS | RO | 1 | SSI Transmit FIFO Raw Interrupt Status |
| | | | | Value Description No interrupt. If the EOT bit in the SSICR1 register is clear, the transmit FIFO is half full or less. If the EOT bit is set, the transmit FIFO is empty, and the last bit has been transmitted out of the serializer. This bit is cleared when the transmit FIFO is more than half full (if the EOT bit is clear) or when it has any data in it (if the EOT bit is set). |
| 2 | RXRIS | RO | 0 | SSI Receive FIFO Raw Interrupt Status Value Description 0 No interrupt. 1 The receive FIFO is half full or more. This bit is cleared when the receive FIFO is less than half full. |
| 1 | RTRIS | RO | 0 | SSI Receive Time-Out Raw Interrupt Status |

Value Description

0 No interrupt.

1 The receive time-out has occurred.

This bit is cleared when a 1 is written to the RTIC bit in the SSI Interrupt Clear (SSIICR) register.

| Bit/Field | Name | Type | Reset | Description |
|-----------|--------|------|-------|--|
| 0 | RORRIS | RO | 0 | SSI Receive Overrun Raw Interrupt Status |
| | | | | Value Description |
| | | | | 0 No interrupt. |
| | | | | 1 The receive FIFO has overflowed |
| | | | | This bit is cleared when a 1 is written to the RORIC bit in the SSI Interrupt Clear (SSIICR) register. |


Register 8: SSI Masked Interrupt Status (SSIMIS), offset 0x01C

The SSIMIS register is the masked interrupt status register. On a read, this register gives the current masked status value of the corresponding interrupt. A write has no effect.

SSI Masked Interrupt Status (SSIMIS)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0x01C

Type RO, reset 0x0000.0000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|------------|---|
| 31:4 | reserved | RO | 0x0000.000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 3 | TXMIS | RO | 0 | SSI Transmit FIFO Masked Interrupt Status |
| | | | | Value Description |
| | | | | O An interrupt has not occurred or is masked. |
| | | | | An unmasked interrupt was signaled due to the transmit FIFO being half full or less (if the EOT bit is clear) or due to the transmission of the last data bit (if the EOT bit is set). |
| | | | | This bit is cleared when the transmit FIFO is more than half full (if the ${\tt EOT}$ bit is clear) or when it has any data in it (if the ${\tt EOT}$ bit is set). |
| 2 | RXMIS | RO | 0 | SSI Receive FIFO Masked Interrupt Status |
| | | | | Value Description |
| | | | | O An interrupt has not occurred or is masked. |
| | | | | An unmasked interrupt was signaled due to the receive FIFO being half full or less. |
| | | | | This bit is cleared when the receive FIFO is less than half full. |
| 1 | RTMIS | RO | 0 | SSI Receive Time-Out Masked Interrupt Status |
| | | | | |

Value Description

- 0 An interrupt has not occurred or is masked.
- 1 An unmasked interrupt was signaled due to the receive time

This bit is cleared when a 1 is written to the \mathtt{RTIC} bit in the **SSI Interrupt** Clear (SSIICR) register.

| Bit/Field | Name | Туре | Reset | Description |
|-----------|--------|------|-------|---|
| 0 | RORMIS | RO | 0 | SSI Receive Overrun Masked Interrupt Status |
| | | | | Value Description O An interrupt has not occurred or is masked. An unmasked interrupt was signaled due to the receive FIFO overflowing. |
| | | | | This bit is cleared when a 1 is written to the RORIC bit in the SSI Interrupt Clear (SSIICR) register. |


October 09, 2009 587

Register 9: SSI Interrupt Clear (SSIICR), offset 0x020

The SSIICR register is the interrupt clear register. On a write of 1, the corresponding interrupt is cleared. A write of 0 has no effect.

SSI Interrupt Clear (SSIICR)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0x020 Type W1C, reset 0x0000.0000



| Bit/l | -ield | Name | Type | Reset | Description |
|-------|-------|----------|------|------------|---|
| 31 | 1:2 | reserved | RO | 0x0000.000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| | 1 | RTIC | W1C | 0 | SSI Receive Time-Out Interrupt Clear |
| | | | | | Writing a 1 to this bit clears the RTRIS bit in the SSIRIS register and the RTMIS bit in the SSIMIS register. |
| (| 0 | RORIC | W1C | 0 | SSI Receive Overrun Interrupt Clear |

Writing a 1 to this bit clears the RORRIS bit in the SSIRIS register and the RORMIS bit in the SSIMIS register.


Register 10: SSI DMA Control (SSIDMACTL), offset 0x024

The **SSIDMACTL** register is the μ DMA control register.

SSI DMA Control (SSIDMACTL)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0x024

Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|------------|---|
| 31:2 | reserved | RO | 0x0000.000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 1 | TXDMAE | R/W | 0 | Transmit DMA Enable |
| | | | | Value Description 0 μDMA for the transmit FIFO is disabled. 1 μDMA for the transmit FIFO is enabled. |
| | | | | μονικτοι the transmit in O is enabled. |
| 0 | RXDMAE | R/W | 0 | Receive DMA Enable |

Value Description

μDMA for the receive FIFO is disabled.

μDMA for the receive FIFO is enabled.


Register 11: SSI Peripheral Identification 4 (SSIPeriphID4), offset 0xFD0

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 4 (SSIPeriphID4)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0xFD0

Type RO, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-----------|---|
| 31:8 | reserved | RO | 0x0000.00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | PID4 | RO | 0x00 | SSI Peripheral ID Register [7:0] |


Register 12: SSI Peripheral Identification 5 (SSIPeriphID5), offset 0xFD4

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 5 (SSIPeriphID5)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0xFD4

Type RO, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-----------|---|
| 31:8 | reserved | RO | 0x0000.00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | PID5 | RO | 0x00 | SSI Peripheral ID Register [15:8] |


Register 13: SSI Peripheral Identification 6 (SSIPeriphID6), offset 0xFD8

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 6 (SSIPeriphID6)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0xFD8

Type RO, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-----------|---|
| 31:8 | reserved | RO | 0x0000.00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | PID6 | RO | 0x00 | SSI Peripheral ID Register [23:16] |


Register 14: SSI Peripheral Identification 7 (SSIPeriphID7), offset 0xFDC

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 7 (SSIPeriphID7)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0xFDC

Type RO, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-----------|---|
| 31:8 | reserved | RO | 0x0000.00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | PID7 | RO | 0x00 | SSI Peripheral ID Register [31:24] |


Register 15: SSI Peripheral Identification 0 (SSIPeriphID0), offset 0xFE0

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 0 (SSIPeriphID0)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0xFE0

Type RO, reset 0x0000.0022



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-----------|---|
| 31:8 | reserved | RO | 0x0000.00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | PID0 | RO | 0x22 | SSI Peripheral ID Register [7:0] |


Register 16: SSI Peripheral Identification 1 (SSIPeriphID1), offset 0xFE4

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 1 (SSIPeriphID1)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0xFE4

Type RO, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-----------|---|
| 31:8 | reserved | RO | 0x0000.00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | PID1 | RO | 0x00 | SSI Peripheral ID Register [15:8] |


Register 17: SSI Peripheral Identification 2 (SSIPeriphID2), offset 0xFE8

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 2 (SSIPeriphID2)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0xFE8

Type RO, reset 0x0000.0018



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-----------|---|
| 31:8 | reserved | RO | 0x0000.00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | PID2 | RO | 0x18 | SSI Peripheral ID Register [23:16] |


Register 18: SSI Peripheral Identification 3 (SSIPeriphID3), offset 0xFEC

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 3 (SSIPeriphID3)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0xFEC

Type RO, reset 0x0000.0001



| Bit/Field | Name | туре | Reset | Description |
|-----------|----------|------|-----------|---|
| 31:8 | reserved | RO | 0x0000.00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | PID3 | RO | 0x01 | SSI Peripheral ID Register [31:24] |


Register 19: SSI PrimeCell Identification 0 (SSIPCellID0), offset 0xFF0

The SSIPCeIIIDn registers are hard-coded, and the fields within the register determine the reset value.

SSI PrimeCell Identification 0 (SSIPCellID0)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0xFF0

Type RO, reset 0x0000.000D



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-----------|---|
| 31:8 | reserved | RO | 0x0000.00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | CID0 | RO | 0x0D | SSI PrimeCell ID Register [7:0] |


Register 20: SSI PrimeCell Identification 1 (SSIPCellID1), offset 0xFF4

The SSIPCeIIIDn registers are hard-coded, and the fields within the register determine the reset value.

SSI PrimeCell Identification 1 (SSIPCellID1)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0xFF4

Type RO, reset 0x0000.00F0



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-----------|---|
| 31:8 | reserved | RO | 0x0000.00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | CID1 | RO | 0xF0 | SSI PrimeCell ID Register [15:8] |


Register 21: SSI PrimeCell Identification 2 (SSIPCellID2), offset 0xFF8

The SSIPCeIIIDn registers are hard-coded, and the fields within the register determine the reset value.

SSI PrimeCell Identification 2 (SSIPCellID2)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0xFF8

Type RO, reset 0x0000.0005



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-----------|---|
| 31:8 | reserved | RO | 0x0000.00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | CID2 | RO | 0x05 | SSI PrimeCell ID Register [23:16] |


Register 22: SSI PrimeCell Identification 3 (SSIPCelIID3), offset 0xFFC

The SSIPCeIIIDn registers are hard-coded, and the fields within the register determine the reset value.

SSI PrimeCell Identification 3 (SSIPCelIID3)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0xFFC

Type RO, reset 0x0000.00B1



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-----------|---|
| 31:8 | reserved | RO | 0x0000.00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | CID3 | RO | 0xB1 | SSI PrimeCell ID Register [31:24] |

16 Inter-Integrated Circuit (I²C) Interface


The Inter-Integrated Circuit (I^2C) bus provides bi-directional data transfer through a two-wire design (a serial data line SDA and a serial clock line SCL), and interfaces to external I^2C devices such as serial memory (RAMs and ROMs), networking devices, LCDs, tone generators, and so on. The I^2C bus may also be used for system testing and diagnostic purposes in product development and manufacture. The LM3S5P56 microcontroller includes two I^2C modules, providing the ability to interact (both transmit and receive) with other I^2C devices on the bus.

The Stellaris[®] LM3S5P56 controller includes two I²C modules with the following features:

- Devices on the I²C bus can be designated as either a master or a slave
 - Supports both transmitting and receiving data as either a master or a slave
 - Supports simultaneous master and slave operation
- Four I²C modes
 - Master transmit
 - Master receive
 - Slave transmit
 - Slave receive
- Two transmission speeds: Standard (100 Kbps) and Fast (400 Kbps)
- Master and slave interrupt generation
 - Master generates interrupts when a transmit or receive operation completes (or aborts due to an error)
 - Slave generates interrupts when data has been transferred or requested by a master or when a START or STOP condition is detected
- Master with arbitration and clock synchronization, multimaster support, and 7-bit addressing mode

16.1 Block Diagram

Figure 16-1. I²C Block Diagram



16.2 Signal Description

Table 16-1 on page 603 lists the external signals of the I^2C interface and describes the function of each. The I^2C interface signals are alternate functions for some GPIO signals and default to be GPIO signals at reset., with the exception of the I^2COSCL and I^2CSDA pins which default to the I^2C function. The column in the table below titled "Pin Mux/Pin Assignment" lists the possible GPIO pin placements for the I^2C signals. The AFSEL bit in the **GPIO Alternate Function Select** (**GPIOAFSEL**) register (page 330) should be set to choose the I^2C function. The number in parentheses is the encoding that must be programmed into the PMCn field in the **GPIO Port Control** (**GPIOPCTL**) register (page 347) to assign the I^2C signal to the specified GPIO port pin. Note that the I^2C pins should be set to open drain using the **GPIO Open Drain Select** (**GPIOODR**) register. For more information on configuring GPIOs, see "General-Purpose Input/Outputs (GPIOs)" on page 308.

Table 16-1. Signals for I2C

| Pin Name | Pin Number | Pin Mux / Pin Assignment | Pin Type | Buffer Type ^a | Description |
|----------|------------|-----------------------------|----------|--------------------------|----------------------------------|
| I2C0SCL | 47 | PB2 (1) | I/O | OD | I ² C module 0 clock. |
| I2C0SDA | 27 | PB3 (1) | I/O | OD | I ² C module 0 data. |
| I2C1SCL | 17 25 | PA0 (8) PA6 (1) | I/O | OD | I ² C module 1 clock. |
| I2C1SDA | 18 26 | PA1 (8) PA7 (1) | I/O | OD | I ² C module 1 data. |


a. The TTL designation indicates the pin has TTL-compatible voltage levels.

16.3 Functional Description

Each I²C module is comprised of both master and slave functions which are implemented as separate peripherals. For proper operation, the SDA and SCL pins must be connected to bi-directional open-drain pads. A typical I²C bus configuration is shown in Figure 16-2.

See "Inter-Integrated Circuit (I²C) Interface" on page 967 for I²C timing diagrams.

Figure 16-2. I²C Bus Configuration



16.3.1 I²C Bus Functional Overview


The I²C bus uses only two signals: SDA and SCL, named I2CSDA and I2CSCL on Stellaris[®] microcontrollers. SDA is the bi-directional serial data line and SCL is the bi-directional serial clock line. The bus is considered idle when both lines are High.

Every transaction on the I²C bus is nine bits long, consisting of eight data bits and a single acknowledge bit. The number of bytes per transfer (defined as the time between a valid START and STOP condition, described in "START and STOP Conditions" on page 604) is unrestricted, but each byte has to be followed by an acknowledge bit, and data must be transferred MSB first. When a receiver cannot receive another complete byte, it can hold the clock line SCL Low and force the transmitter into a wait state. The data transfer continues when the receiver releases the clock SCL.

16.3.1.1 START and STOP Conditions

The protocol of the I²C bus defines two states to begin and end a transaction: START and STOP. A High-to-Low transition on the SDA line while the SCL is High is defined as a START condition, and a Low-to-High transition on the SDA line while SCL is High is defined as a STOP condition. The bus is considered busy after a START condition and free after a STOP condition. See Figure 16-3.

Figure 16-3. START and STOP Conditions




The STOP bit determines if the cycle stops at the end of the data cycle or continues on to a repeated START condition. To generate a single transmit cycle, the I^2C Master Slave Address (I2CMSA) register is written with the desired address, the R/S bit is cleared, and the Control register is written with ACK=X (0 or 1), STOP=1, START=1, and RUN=1 to perform the operation and stop. When the operation is completed (or aborted due an error), the interrupt pin becomes active and the data may be read from the I2CMDR register. When the I^2C module operates in Master receiver mode, the ACK bit is nornally set causing the I^2C bus controller to transmit an acknowledge automatically after each byte. This bit must be cleared when the I^2C bus controller requires no further data to be transmitted from the slave transmitter.

When operating in slave mode, two bits in the **I2CSRIS** register indicate detection of start and stop conditions on the bus; while two bits in the **I2CSMIS** register allow start and stop conditions to be promoted to controller interrupts (when interrupts are enabled).

16.3.1.2 Data Format with 7-Bit Address


Data transfers follow the format shown in Figure 16-4. After the START condition, a slave address is transmitted. This address is 7-bits long followed by an eighth bit, which is a data direction bit (\mathbb{R}/\mathbb{S} bit in the **I2CMSA** register). If the \mathbb{R}/\mathbb{S} bit is clear, it indicates a transmit operation (send), and if it is set, it indicates a request for data (receive). A data transfer is always terminated by a STOP condition generated by the master, however, a master can initiate communications with another device on the bus by generating a repeated START condition and addressing another slave without first generating a STOP condition. Various combinations of receive/transmit formats are then possible within a single transfer.

Figure 16-4. Complete Data Transfer with a 7-Bit Address



The first seven bits of the first byte make up the slave address (see Figure 16-5). The eighth bit determines the direction of the message. A zero in the R/S position of the first byte means that the master transmits (sends) data to the selected slave, and a one in this position means that the master receives data from the slave.


Figure 16-5. R/S Bit in First Byte



16.3.1.3 Data Validity

The data on the SDA line must be stable during the high period of the clock, and the data line can only change when SCL is Low (see Figure 16-6).

Figure 16-6. Data Validity During Bit Transfer on the I²C Bus



16.3.1.4 Acknowledge

All bus transactions have a required acknowledge clock cycle that is generated by the master. During the acknowledge cycle, the transmitter (which can be the master or slave) releases the SDA line. To acknowledge the transaction, the receiver must pull down SDA during the acknowledge clock cycle. The data transmitted out by the receiver during the acknowledge cycle must comply with the data validity requirements described in "Data Validity" on page 605.

When a slave receiver does not acknowledge the slave address, SDA must be left High by the slave so that the master can generate a STOP condition and abort the current transfer. If the master device is acting as a receiver during a transfer, it is responsible for acknowledging each transfer made by the slave. Because the master controls the number of bytes in the transfer, it signals the end of data to the slave transmitter by not generating an acknowledge on the last data byte. The slave transmitter must then release SDA to allow the master to generate the STOP or a repeated START condition.

16.3.1.5 Arbitration

A master may start a transfer only if the bus is idle. It's possible for two or more masters to generate a START condition within minimum hold time of the START condition. In these situations, an arbitration scheme takes place on the SDA line, while SCL is High. During arbitration, the first of the competing master devices to place a '1' (High) on SDA while another master transmits a '0' (Low) switches off its data output stage and retires until the bus is idle again.

Arbitration can take place over several bits. Its first stage is a comparison of address bits, and if both masters are trying to address the same device, arbitration continues on to the comparison of data bits.

16.3.2 Available Speed Modes

The I^2C bus can run in either Standard mode (100 kbps) or Fast mode (400 kbps). The selected mode should match the speed of the other I^2C devices on the bus. The mode is selected by using a value in the I^2C Master Timer Period (I2CMTPR) register that results in an SCL frequency of 100 kbps for Standard mode or 400 kbps for Fast mode.

The I²C clock rate is determined by the parameters *CLK_PRD*, *TIMER_PRD*, *SCL_LP*, and *SCL_HP* where:

```
{\it CLK\_PRD} is the system clock period
```

1/SCL PERIOD = 333 Khz

SCL LP is the low phase of SCL (fixed at 6)

SCL_HP is the high phase of SCL (fixed at 4)

TIMER_PRD is the programmed value in the I2CMTPR register (see page 625).

The I²C clock period is calculated as follows:

```
SCL_PERIOD = 2 × (1 + TIMER_PRD) × (SCL_LP + SCL_HP) × CLK_PRD
For example:
CLK_PRD = 50 ns
TIMER_PRD = 2
SCL_LP=6
SCL_HP=4
yields a SCL frequency of:
```

Table 16-2 gives examples of the timer periods that should be used to generate both Standard and Fast mode SCL frequencies based on various system clock frequencies.

Table 16-2. Examples of I²C Master Timer Period versus Speed Mode

| System Clock | Timer Period | Standard Mode | Timer Period | Fast Mode |
|--------------|--------------|---------------|--------------|-----------|
| 4 MHz | 0x01 | 100 Kbps | - | - |
| 6 MHz | 0x02 | 100 Kbps | - | - |
| 12.5 MHz | 0x06 | 89 Kbps | 0x01 | 312 Kbps |
| 16.7 MHz | 0x08 | 93 Kbps | 0x02 | 278 Kbps |
| 20 MHz | 0x09 | 100 Kbps | 0x02 | 333 Kbps |
| 25 MHz | 0x0C | 96.2 Kbps | 0x03 | 312 Kbps |
| 33 MHz | 0x10 | 97.1 Kbps | 0x04 | 330 Kbps |
| 40 MHz | 0x13 | 100 Kbps | 0x04 | 400 Kbps |
| 50 MHz | 0x18 | 100 Kbps | 0x06 | 357 Kbps |
| 80 MHz | 0x27 | 100 Kbps | 0x09 | 400 Kbps |

16.3.3 Interrupts

The I²C can generate interrupts when the following conditions are observed:

- Master transaction completed
- Master transaction error
- Slave transaction received
- Slave transaction requested
- Stop condition on bus detected
- Start condition on bus detected

The I^2C master and I^2C slave modules have separate interrupt signals. While both modules can generate interrupts for multiple conditions, only a single interrupt signal is sent to the interrupt controller.

16.3.3.1 I²C Master Interrupts

The I^2C master module generates an interrupt when a transaction completes (either transmit or receive), or when an error occurs during a transaction. To enable the I^2C master interrupt, software must set the IM bit in the I^2C Master Interrupt Mask (I2CMIMR) register. When an interrupt condition is met, software must check the ERROR bit in the I^2C Master Control/Status (I2CMCS) register to verify that an error didn't occur during the last transaction. An error condition is asserted if the last transaction wasn't acknowledged by the slave, or if the master was forced to give up ownership of the bus due to a lost arbitration round with another master. If an error is not detected, the application can proceed with the transfer. The interrupt is cleared by writing a 1 to the IC bit in the I^2C Master Interrupt Clear (I2CMICR) register.

If the application doesn't require the use of interrupts, the raw interrupt status is always visible via the I^2C Master Raw Interrupt Status (I2CMRIS) register.

16.3.3.2 I²C Slave Interrupts

The slave module can generate an interrupt when data has been received or requested. This interrupt is enabled by setting the DATAIM bit in the I^2C Slave Interrupt Mask (I2CSIMR) register. Software

determines whether the module should write (transmit) or read (receive) data from the I^2C Slave Data (I2CSDR) register, by checking the RREQ and TREQ bits of the I^2C Slave Control/Status (I2CSCSR) register. If the slave module is in receive mode and the first byte of a transfer is received, the FBR bit is set along with the RREQ bit. The interrupt is cleared by setting the DATAIC bit in the I^2C Slave Interrupt Clear (I2CSICR) register.

In addition, the slave module can generate an interrupt when a start and stop condition is detected. These interrupts are enabled by setting the STARTIM and STOPIM bits of the I²C Slave Interrupt Mask (I2CSIMR) register and cleared by writing a 1 to the STOPIC and STARTIC bits of the I²C Slave Interrupt Clear (I2CSICR) register.

If the application doesn't require the use of interrupts, the raw interrupt status is always visible via the I²C Slave Raw Interrupt Status (I2CSRIS) register.

16.3.4 Loopback Operation

The I²C modules can be placed into an internal loopback mode for diagnostic or debug work by setting the LPBK bit in the I²C Master Configuration (I2CMCR) register. In loopback mode, the SDA and SCL signals from the master and slave modules are tied together.

16.3.5 Command Sequence Flow Charts

This section details the steps required to perform the various I²C transfer types in both master and slave mode.

16.3.5.1 I²C Master Command Sequences

The figures that follow show the command sequences available for the I²C master.




Figure 16-7. Master Single TRANSMIT




Figure 16-8. Master Single RECEIVE




Figure 16-9. Master TRANSMIT with Repeated START




Figure 16-10. Master RECEIVE with Repeated START




Figure 16-11. Master RECEIVE with Repeated START after TRANSMIT with Repeated START




Figure 16-12. Master TRANSMIT with Repeated START after RECEIVE with Repeated START

16.3.5.2 I²C Slave Command Sequences

Figure 16-13 on page 615 presents the command sequence available for the I²C slave.




Figure 16-13. Slave Command Sequence

16.4 Initialization and Configuration

The following example shows how to configure the I^2C module to transmit a single byte as a master. This assumes the system clock is 20 MHz.

- **1.** Enable the I²C clock by writing a value of 0x0000.1000 to the **RCGC1** register in the System Control module (see page 169).
- 2. Enable the clock to the appropriate GPIO module via the RCGC2 register in the System Control module (see page 178). To find out which GPIO port to enable, refer to Table 23-5 on page 952.
- 3. In the GPIO module, enable the appropriate pins for their alternate function using the **GPIOAFSEL** register (see page 330). To determine which GPIOs to configure, see Table 23-4 on page 947.
- **4.** Enable the I²C pins for Open Drain operation. See page 335.
- **5.** Configure the PMCn fields in the **GPIOPCTL** register to assign the I²C signals to the appropriate pins. See page 347 and Table 23-5 on page 952.
- **6.** Initialize the I²C Master by writing the **I2CMCR** register with a value of 0x0000.0010.

7. Set the desired SCL clock speed of 100 Kbps by writing the **I2CMTPR** register with the correct value. The value written to the **I2CMTPR** register represents the number of system clock periods in one SCL clock period. The TPR value is determined by the following equation:

```
TPR = (System Clock/(2*(SCL_LP + SCL_HP)*SCL_CLK))-1;
TPR = (20MHz/(2*(6+4)*100000))-1;
TPR = 9
```

Write the **I2CMTPR** register with the value of 0x0000.0009.

- 8. Specify the slave address of the master and that the next operation is a Transmit by writing the I2CMSA register with a value of 0x0000.0076. This sets the slave address to 0x3B.
- **9.** Place data (byte) to be transmitted in the data register by writing the **I2CMDR** register with the desired data.
- **10.** Initiate a single byte transmit of the data from Master to Slave by writing the **I2CMCS** register with a value of 0x0000.0007 (STOP, START, RUN).
- 11. Wait until the transmission completes by polling the I2CMCS register's BUSBSY bit until it has been cleared.

16.5 Register Map

Table 16-3 on page 616 lists the I²C registers. All addresses given are relative to the I²C base addresses for the master and slave:

I²C Master 0: 0x4002.0000
 I²C Slave 0: 0x4002.0800
 I²C Master 1: 0x4002.1000
 I²C Slave 1: 0x4002.1800

Note that the I^2C module clock must be enabled before the registers can be programmed (see page 169).

Table 16-3. Inter-Integrated Circuit (I²C) Interface Register Map

| Offset | Name | Type | Reset | Description | See page |
|------------------------|---------|------|-------------|------------------------------------|-------------|
| I ² C Maste | r | | | | |
| 0x000 | I2CMSA | R/W | 0x0000.0000 | I2C Master Slave Address | 618 |
| 0x004 | I2CMCS | R/W | 0x0000.0000 | I2C Master Control/Status | 619 |
| 0x008 | I2CMDR | R/W | 0x0000.0000 | I2C Master Data | 624 |
| 0x00C | I2CMTPR | R/W | 0x0000.0001 | I2C Master Timer Period | 625 |
| 0x010 | I2CMIMR | R/W | 0x0000.0000 | I2C Master Interrupt Mask | 626 |
| 0x014 | I2CMRIS | RO | 0x0000.0000 | I2C Master Raw Interrupt Status | 627 |
| 0x018 | I2CMMIS | RO | 0x0000.0000 | I2C Master Masked Interrupt Status | 628 |
| 0x01C | I2CMICR | WO | 0x0000.0000 | I2C Master Interrupt Clear | 629 |
| 0x020 | I2CMCR | R/W | 0x0000.0000 | I2C Master Configuration | 630 |

Table 16-3. Inter-Integrated Circuit (I²C) Interface Register Map (continued)

| Offset | Name | Туре | Reset | Description | See page |
|------------------------|---------|------|-------------|-----------------------------------|-------------|
| I ² C Slave | , | I. | | | · |
| 0x000 | I2CSOAR | R/W | 0x0000.0000 | I2C Slave Own Address | 631 |
| 0x004 | I2CSCSR | RO | 0x0000.0000 | I2C Slave Control/Status | 632 |
| 0x008 | I2CSDR | R/W | 0x0000.0000 | I2C Slave Data | 634 |
| 0x00C | I2CSIMR | R/W | 0x0000.0000 | I2C Slave Interrupt Mask | 635 |
| 0x010 | I2CSRIS | RO | 0x0000.0000 | I2C Slave Raw Interrupt Status | 636 |
| 0x014 | I2CSMIS | RO | 0x0000.0000 | I2C Slave Masked Interrupt Status | 637 |
| 0x018 | I2CSICR | WO | 0x0000.0000 | I2C Slave Interrupt Clear | 638 |

16.6 Register Descriptions (I²C Master)

The remainder of this section lists and describes the I²C master registers, in numerical order by address offset. See also "Register Descriptions (I²C Slave)" on page 630.


Register 1: I²C Master Slave Address (I2CMSA), offset 0x000

This register consists of eight bits: seven address bits (A6-A0), and a Receive/Send bit, which determines if the next operation is a Receive (High), or Transmit (Low).

I2C Master Slave Address (I2CMSA)

I2C Master 0 base: 0x4002.0000 I2C Master 1 base: 0x4002.1000 Offset 0x000

Type R/W, reset 0x0000.0000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-----------|---|
| 31:8 | reserved | RO | 0x0000.00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:1 | SA | R/W | 0x00 | I ² C Slave Address |
| | | | | This field specifies bits A6 through A0 of the slave address. |
| 0 | R/S | R/W | 0 | Receive/Send |

The \mathbb{R}/\mathbb{S} bit specifies if the next operation is a Receive (High) or Transmit (Low).

Value Description

0 Transmit

1 Receive

Register 2: I²C Master Control/Status (I2CMCS), offset 0x004

This register accesses seven status bits when read and four control bits when written.

The status register consists of seven bits, which when read determine the state of the I²C bus controller.

The control register consists of four bits: the RUN, START, STOP, and ACK bits. The START bit generates the START or REPEATED START condition.

The STOP bit determines if the cycle stops at the end of the data cycle or continues on to a repeated START condition. To generate a single transmit cycle, the I^2C Master Slave Address (I2CMSA) register is written with the desired address, the R/S bit is cleared, and the Control register is written with ACK=X (0 or 1), STOP=1, START=1, and RUN=1 to perform the operation and stop. When the operation is completed (or aborted due an error), the interrupt pin becomes active and the data may be read from the I2CMDR register. When the I^2C module operates in Master receiver mode, the ACK bit is nornally set causing the I^2C bus controller to transmit an acknowledge automatically after each byte. This bit must be cleared when the I^2C bus controller requires no further data to be transmitted from the slave transmitter.

Read-Only Status Register

I2C Master Control/Status (I2CMCS)

I2C Master 0 base: 0x4002.0000 I2C Master 1 base: 0x4002.1000 Offset 0x004 Type RO, reset 0x0000.0000

| _ | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|-------|----|----|----|----|----------|----|----|------|--------|--------|------|--------|--------|--------|-------|------|
| | | 1 | | 1 | 1 | | ' | rese | rved | | | 1 | | | | |
| Type | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | • | 1 | • | reserved | | 1 | • | ! ! | BUSBSY | IDLE | ARBLST | DATACK | ADRACK | ERROR | BUSY |
| Туре | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| set 0 | 0 0 0 | 0 0 | U | |
|-----------|----------|------|-----------|---|
| Bit/Field | Name | Туре | Reset | Description |
| 31:7 | reserved | RO | 0x0000.00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 6 | BUSBSY | RO | 0 | Bus Busy |
| | | | | Value Description The I ² C bus is idle. The I ² C bus is busy. |
| | | | | The bit changes based on the START and STOP conditions. |
| 5 | IDLE | RO | 0 | I ² C Idle |
| | | | | Value Description |
| | | | | The I ² C controller is not idle. |
| | | | | 1 The I ² C controller is idle. |

| Bit/Field | Name | Туре | Reset | Description |
|-----------|--------|------|-------|---|
| 4 | ARBLST | RO | 0 | Arbitration Lost |
| | | | | Value Description O The I ² C controller won arbitration. |
| | | | | 1 The I ² C controller lost arbitration. |
| 3 | DATACK | RO | 0 | Acknowledge Data |
| | | | | Value Description |
| | | | | 0 The transmitted data was acknowledged |
| | | | | 1 The transmitted data was not acknowledged. |
| 2 | ADRACK | RO | 0 | Acknowledge Address |
| | | | | Value Description |
| | | | | 0 The transmitted address was acknowledged |
| | | | | 1 The transmitted address was not acknowledged. |
| 1 | ERROR | RO | 0 | Error |
| | | | | Value Description |
| | | | | 0 No error was detected on the last operation. |
| | | | | 1 An error occurred on the last operation. |
| | | | | The error can be from the slave address not being acknowledged, the transmit data not being acknowledged, or because the controller lost arbitration. |
| 0 | BUSY | RO | 0 | I ² C Busy |
| | | | | Value Description |
| | | | | 0 The controller is idle. |
| | | | | 1 The controller is busy. |
| | | | | When the BUGY hit is set the other status hits are not valid |

When the ${\tt BUSY}$ bit is set, the other status bits are not valid.

Write-Only Control Register

I2C Master Control/Status (I2CMCS)

I2C Master 0 base: 0x4002.0000 I2C Master 1 base: 0x4002.1000 Offset 0x004 Type WO, reset 0x0000.0000

| | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|---------------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|
| | | | | | | | | rese | rved | | | | | | | |
| Type Reset | WO 0 |
| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | ' | | l | | rese | rved | • | | | | | ACK | STOP | START | RUN |
| Type Reset | WO 0 |

| esei | U | 0 0 0 | 0 0 | U | |
|------|--------|----------|------|------------|---|
| Bit | /Field | Name | Туре | Reset | Description |
| 3 | 31:4 | reserved | WO | 0x0000.000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| | 3 | ACK | WO | 0 | Data Acknowledge Enable |
| | | | | | Value Description |
| | | | | | O The received data byte is not acknowledged automatically by the master. |
| | | | | | The received data byte is acknowledged automatically by the master. See field decoding in Table 16-4 on page 622. |
| | 2 | STOP | WO | 0 | Generate STOP |
| | | | | | Value Description |
| | | | | | 0 The controller does not generate the STOP condition. |
| | | | | | The controller generates the STOP condition. See field decoding in Table 16-4 on page 622. |
| | 1 | START | WO | 0 | Generate START |
| | | | | | Value Description |
| | | | | | The controller does not generate the START condition. |
| | | | | | 1 The controller generates the START or repeated START condition. See field decoding in Table 16-4 on page 622. |
| | 0 | RUN | WO | 0 | l ² C Master Enable |
| | | | | | Value Description |
| | | | | | |

- The master is disabled. 0
- 1 The master is enabled to transmit or receive data. See field decoding in Table 16-4 on page 622.

Table 16-4. Write Field Decoding for I2CMCS[3:0] Field

| | I2CMSA[0] | | I2CMC | S[3:0] | | Description | | |
|--------------------|--------------|----------------|--------------|------------|-----------|---|--|--|
| State | R/S | ACK | STOP | START | RUN | | | |
| Idle | 0 | X ^a | 0 | 1 | 1 | START condition followed by TRANSMIT (master goes to the Master Transmit state). | | |
| | 0 | Х | 1 | 1 | 1 | START condition followed by a TRANSMIT and STOP condition (master remains in Idle state). | | |
| | 1 | 0 | 0 | 1 | 1 | START condition followed by RECEIVE operation with negative ACK (master goes to the Master Receive state). | | |
| | 1 | 0 | 1 | 1 | 1 | START condition followed by RECEIVE and STOP condition (master remains in Idle state). | | |
| | 1 | 1 | 0 | 1 | 1 | START condition followed by RECEIVE (master goes to the Master Receive state). | | |
| | 1 | 1 | 1 | 1 | 1 | Illegal | | |
| | All other co | mbinations | s not listed | are non-op | erations. | NOP | | |
| Master Transmit | Х | Х | 0 | 0 | 1 | TRANSMIT operation (master remains in Master Transmit state). | | |
| | Х | Х | 1 | 0 | 0 | STOP condition (master goes to Idle state). | | |
| | Х | Х | 1 | 0 | 1 | TRANSMIT followed by STOP condition (master goes to Idle state). | | |
| | 0 | Х | 0 | 1 | 1 | Repeated START condition followed by a TRANSMIT (master remains in Master Transmit state). | | |
| | 0 | Х | 1 | 1 | 1 | Repeated START condition followed by TRANSMIT and STOP condition (master goes to Idle state). | | |
| | 1 | 0 | 0 | 1 | 1 | Repeated START condition followed by a RECEIVE operation with a negative ACK (master goes to Master Receive state). | | |
| | 1 | 0 | 1 | 1 | 1 | Repeated START condition followed by a TRANSMIT and STOP condition (master goes to Idle state). | | |
| | 1 | 1 | 0 | 1 | 1 | Repeated START condition followed by RECEIVE (master goes to Master Receive state). | | |
| | 1 | 1 | 1 | 1 | 1 | Illegal. | | |
| | All other co | mbinations | s not listed | are non-op | erations. | NOP. | | |

Table 16-4. Write Field Decoding for I2CMCS[3:0] Field (continued)

| Current | I2CMSA[0] | | I2CMC | S[3:0] | | Description | | | | |
|-------------------|--------------|------------|--------------|------------|-----------|--|--|--|--|--|
| State | R/S | ACK | STOP | START | RUN | | | | | |
| Master Receive | Х | 0 | 0 | 0 | 1 | RECEIVE operation with negative ACK (master remains in Master Receive state). | | | | |
| | Х | Х | 1 | 0 | 0 | STOP condition (master goes to Idle state).b | | | | |
| | Х | 0 | 1 | 0 | 1 | RECEIVE followed by STOP condition (master goes to Idle state). | | | | |
| | Х | 1 | 0 | 0 | 1 | RECEIVE operation (master remains in Master Receive state). | | | | |
| | Х | 1 | 1 | 0 | 1 | Illegal. | | | | |
| | 1 | 0 | 0 | 1 | 1 | Repeated START condition followed by RECEIVE operation with a negative ACK (master remains in Master Receive state). | | | | |
| | 1 | 0 | 1 | 1 | 1 | Repeated START condition followed by RECEIVE and STOP condition (master goes to Idle state). | | | | |
| | 1 | 1 | 0 | 1 | 1 | Repeated START condition followed by RECEIVE (master remains in Master Receive state). | | | | |
| | 0 | Х | 0 | 1 | 1 | Repeated START condition followed by TRANSMIT (master goes to Master Transmit state). | | | | |
| | 0 | Х | 1 | 1 | 1 | Repeated START condition followed by TRANSMIT and STOP condition (master goes to Idle state). | | | | |
| | All other co | mbinations | s not listed | are non-op | erations. | NOP. | | | | |

a. An X in a table cell indicates the bit can be 0 or 1.

b. In Master Receive mode, a STOP condition should be generated only after a Data Negative Acknowledge executed by the master or an Address Negative Acknowledge executed by the slave.

Register 3: I²C Master Data (I2CMDR), offset 0x008

Important: Use caution when reading this register. Performing a read may change bit status.


This register contains the data to be transmitted when in the Master Transmit state and the data received when in the Master Receive state.

I2C Master Data (I2CMDR)

I2C Master 0 base: 0x4002.0000 I2C Master 1 base: 0x4002.1000

Offset 0x008

Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-----------|---|
| 31:8 | reserved | RO | 0x0000.00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | DATA | R/W | 0x00 | Data Transferred |

Data transferred during transaction.


Register 4: I²C Master Timer Period (I2CMTPR), offset 0x00C

This register specifies the period of the SCL clock.

I2C Master Timer Period (I2CMTPR)

I2C Master 0 base: 0x4002.0000 I2C Master 1 base: 0x4002.1000 Offset 0x00C

Type R/W, reset 0x0000.0001



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-----------|---|
| 31:8 | reserved | RO | 0x0000.00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | TPR | R/W | 0x1 | SCL Clock Period |

This field specifies the period of the SCL clock.

 $SCL_PRD = 2 \times (1 + TPR) \times (SCL_LP + SCL_HP) \times CLK_PRD$

where:

SCL_PRD is the SCL line period (I²C clock).

 ${\tt TPR}$ is the Timer Period register value (range of 1 to 255).

 SCL_LP is the SCL Low period (fixed at 6).

SCL_HP is the SCL High period (fixed at 4).

 $\mathit{CLK}_\mathit{PRD}$ is the system clock period in ns.


Register 5: I²C Master Interrupt Mask (I2CMIMR), offset 0x010

This register controls whether a raw interrupt is promoted to a controller interrupt.

I2C Master Interrupt Mask (I2CMIMR)

I2C Master 0 base: 0x4002.0000 I2C Master 1 base: 0x4002.1000 Offset 0x010

Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|------------|---|
| 31:1 | reserved | RO | 0x0000.000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 0 | IM | R/W | 0 | Interrupt Mask |

Value Description

- 1 The master interrupt is sent to the interrupt controller when the RIS bit in the **I2CMRIS** register is set.
- The RIS interrupt is suppressed and not sent to the interrupt controller.


Register 6: I²C Master Raw Interrupt Status (I2CMRIS), offset 0x014

This register specifies whether an interrupt is pending.

I2C Master Raw Interrupt Status (I2CMRIS)

I2C Master 0 base: 0x4002.0000 I2C Master 1 base: 0x4002.1000 Offset 0x014

Type RO, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|------------|---|
| 31:1 | reserved | RO | 0x0000.000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 0 | RIS | RO | 0 | Raw Interrupt Status |

Value Description

1 A master interrupt is pending.

0 No interrupt.

This bit is cleared by writing a 1 to the IC bit in the I2CMICR register.


Register 7: I²C Master Masked Interrupt Status (I2CMMIS), offset 0x018

This register specifies whether an interrupt was signaled.

I2C Master Masked Interrupt Status (I2CMMIS)

I2C Master 0 base: 0x4002.0000 I2C Master 1 base: 0x4002.1000 Offset 0x018

Type RO, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|------------|---|
| 31:1 | reserved | RO | 0x0000.000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 0 | MIS | RO | 0 | Masked Interrupt Status |

Value Description

- 1 An unmasked master interrupt was signaled is pending.
- 0 An interrupt has not occurred or is masked.

This bit is cleared by writing a 1 to the ${\tt IC}$ bit in the ${\tt I2CMICR}$ register.


Register 8: I²C Master Interrupt Clear (I2CMICR), offset 0x01C

This register clears the raw interrupt.

I2C Master Interrupt Clear (I2CMICR)

I2C Master 0 base: 0x4002.0000 I2C Master 1 base: 0x4002.1000 Offset 0x01C

Type WO, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|------------|---|
| 31:1 | reserved | RO | 0x0000.000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 0 | IC | WO | 0 | Interrupt Clear |

Writing a 1 to this bit clears the RIS bit in the I2CMRIS register and the MIS bit in the I2CMMIS register.

A read of this register returns no meaningful data.

Register 9: I²C Master Configuration (I2CMCR), offset 0x020

This register configures the mode (Master or Slave) and sets the interface for test mode loopback.

I2C Master Configuration (I2CMCR)

I2C Master 0 base: 0x4002.0000 I2C Master 1 base: 0x4002.1000 Offset 0x020

Type R/W, reset 0x0000.0000

| _ | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|-------|----|----|----|----|------|------|----|------|------|----|-----|-----|----|----------|----|------|
| | | | | | | | | rese | rved | | | | | 1 | | |
| Type | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | | | | rese | rved | | | | | SFE | MFE | | reserved | | LPBK |
| Туре | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | R/W | R/W | RO | RO | RO | R/W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-----------|---|
| 31:6 | reserved | RO | 0x0000.00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 5 | SFE | R/W | 0 | I ² C Slave Function Enable |
| | | | | Value Description |
| | | | | 1 Slave mode is enabled. |
| | | | | 0 Slave mode is disabled. |
| 4 | MFE | R/W | 0 | I ² C Master Function Enable |
| | | | | Value Description |
| | | | | 1 Master mode is enabled. |
| | | | | 0 Master mode is disabled. |
| 3:1 | reserved | RO | 0x0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 0 | LPBK | R/W | 0 | I ² C Loopback |
| | | | | |

Value Description

- 1 The controller in a test mode loopback configuration.
- 0 Normal operation.

16.7 Register Descriptions (I²C Slave)


The remainder of this section lists and describes the I²C slave registers, in numerical order by address offset. See also "Register Descriptions (I²C Master)" on page 617.

Register 10: I²C Slave Own Address (I2CSOAR), offset 0x000

This register consists of seven address bits that identify the Stellaris[®] I²C device on the I²C bus.

I2C Slave Own Address (I2CSOAR)

I2C Slave 0 base: 0x4002.0800 I2C Slave 1 base: 0x4002.1800 Offset 0x000 Type R/W, reset 0x0000.0000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-----------|---|
| 31:7 | reserved | RO | 0x0000.00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 6:0 | OAR | R/W | 0x00 | I ² C Slave Own Address |

This field specifies bits A6 through A0 of the slave address.

Register 11: I²C Slave Control/Status (I2CSCSR), offset 0x004

This register accesses one control bit when written, and three status bits when read.

The read-only Status register consists of three bits: the FBR, RREQ, and TREQ bits. The First Byte Received (FBR) bit is set only after the Stellaris® device detects its own slave address and receives the first data byte from the I²C master. The Receive Request (RREQ) bit indicates that the Stellaris[®] I²C device has received a data byte from an I²C master. Read one data byte from the I²C Slave Data (I2CSDR) register to clear the RREQ bit. The Transmit Request (TREQ) bit indicates that the Stellaris[®] I²C device is addressed as a Slave Transmitter. Write one data byte into the I²C Slave Data (I2CSDR) register to clear the TREQ bit.

The write-only Control register consists of one bit: the DA bit. The DA bit enables and disables the Stellaris[®] I²C slave operation.

Read-Only Status Register

I2C Slave Control/Status (I2CSCSR)

I2C Slave 0 base: 0x4002.0800 I2C Slave 1 base: 0x4002.1800

Offset 0x004 Type RO, reset 0x0000.0000

Re

| | | | | | 1 | | | reserv | /eu | | | | 1 | | | |
|-------|----------|--|------|----|-----|----------|----------|----------|------------|-----------------------|-----------|------------|------------|------------|-----------|---------|
| Туре | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| _ | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| [| ı | | | | 1 | | reserved | | | | | | | FBR | TREQ | RREQ |
| Туре | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | | | | | | | | | | | | | | | | |
| В | it/Field | | Nam | ne | Тур | ре | Reset | Desc | ription | | | | | | | |
| | 31:3 | reserved RO 0x0000.000 Software should not rely on the val | | | | | | | | | | ne value | of a rese | erved bit | . To prov | ⁄ide |
| | | | | | | | | | | | | | | a reserv | | |
| | | | | | | | | prese | erved ac | cross a r | ead-mod | lify-write | operation | n. | | |
| | 2 | | FBF | 5 | R | <u> </u> | 0 | Firet I | Byte Re | ooivod | | | | | | |
| | 2 | | וט ו | ` | IX. | J | U | 1 1151 1 | Dyle Ne | ceiveu | | | | | | |
| | | | | | | | | Value | e Desc | ription | | | | | | |
| | | | | | | | | 1 | The f | • | following | g the sla | ve's own | address | s has be | en |
| | | | | | | | | 0 | The f | irst byte | has not | been red | ceived. | | | |
| | | | | | | | | This h | oit is onl | v valid w | hen the i | RREO bit | is set and | d is autor | matically | cleared |
| | | | | | | | | | | • | read fro | | | | | 0.00.00 |
| | | | | | | | | Note | : Th | is bit is ı | not used | for slave | e transm | it operat | ions. | |
| | 1 | | TRE | Q | R | Э | 0 | Trans | smit Red | quest | | | | | | |
| | | | | | | | | Value | e Desc | ription | | | | | | |
| | | | | | | | | 1 | The I | ² C. contr | oller has | heen a | ddresser | l as a sla | ave trans | mitter |
| | | | | | | | | | 11161 | J COITE | Union mas | been at | 441 C33CC | 4 43 4 310 | avo dalla | millo |

0

and is using clock stretching to delay the master until data has

been written to the I2CSDR register.

No outstanding transmit request.

| Bit/Field | Name | Type | Reset | Description |
|-----------|------|------|-------|-----------------|
| 0 | RREQ | RO | 0 | Receive Request |

Value Description


- 1 The I²C controller has outstanding receive data from the I²C master and is using clock stretching to delay the master until the data has been read from the **I2CSDR** register.
- 0 No outstanding receive data.

Write-Only Control Register

I2C Slave Control/Status (I2CSCSR)

I2C Slave 0 base: 0x4002.0800 I2C Slave 1 base: 0x4002.1800 Offset 0x004

Type WO, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|------------|---|
| 31:1 | reserved | RO | 0x0000.000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 0 | DA | WO | 0 | Device Active |

Value Description

- 0 Disables the I²C slave operation.
- 1 Enables the I²C slave operation.

Register 12: I²C Slave Data (I2CSDR), offset 0x008

Important: Use caution when reading this register. Performing a read may change bit status.


This register contains the data to be transmitted when in the Slave Transmit state, and the data received when in the Slave Receive state.

I2C Slave Data (I2CSDR)

I2C Slave 0 base: 0x4002.0800 I2C Slave 1 base: 0x4002.1800

Offset 0x008

Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-----------|---|
| 31:8 | reserved | RO | 0x0000.00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | DATA | R/W | 0x00 | Data for Transfer |

This field contains the data for transfer during a slave receive or transmit operation.

Register 13: I²C Slave Interrupt Mask (I2CSIMR), offset 0x00C

This register controls whether a raw interrupt is promoted to a controller interrupt.

I2C Slave Interrupt Mask (I2CSIMR)

I2C Slave 0 base: 0x4002.0800 I2C Slave 1 base: 0x4002.1800 Offset 0x00C

Type R/W, reset 0x0000.0000

| _ | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|-------|----|----|----|----|----|----|----------|------|------|----|----|----|----|--------|---------|--------|
| | | 1 | 1 | 1 | | | | rese | rved | | | | | 1 | | |
| Туре | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | | ! | • | | | reserved | | | | | | | STOPIM | STARTIM | DATAIM |
| Туре | RO | RO | RO | RO | RO | RO | RO | RO | RO | R/W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | | | | | | | | | | | | | | | | |

| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|------------|---|
| 31:3 | reserved | RO | 0x0000.000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 2 | STOPIM | RO | 0 | Stop Condition Interrupt Mask |
| | | | | Value Description |
| | | | | 1 The STOP condition interrupt is sent to the interrupt controller when the STOPRIS bit in the IZCSRIS register is set. |
| | | | | O The STOPRIS interrupt is suppressed and not sent to the interrupt controller. |
| 1 | STARTIM | RO | 0 | Start Condition Interrupt Mask |
| | | | | Value Description |
| | | | | 1 The START condition interrupt is sent to the interrupt controller when the STARTRIS bit in the I2CSRIS register is set. |
| | | | | O The STARTRIS interrupt is suppressed and not sent to the interrupt controller. |
| 0 | DATAIM | R/W | 0 | Data Interrupt Mask |

Value Description

- The data received or data requested interrupt is sent to the interrupt controller when the DATARIS bit in the I2CSRIS register is set.
- 0 The ${\tt DATARIS}$ interrupt is suppressed and not sent to the interrupt controller.

Register 14: I²C Slave Raw Interrupt Status (I2CSRIS), offset 0x010

This register specifies whether an interrupt is pending.

I2C Slave Raw Interrupt Status (I2CSRIS)

I2C Slave 0 base: 0x4002.0800 I2C Slave 1 base: 0x4002.1800 Offset 0x010 Type RO, reset 0x0000.0000

| | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|---------------|---------|---------|---------|---------|---------|---------|----------|---------|-----------|---------|---------|---------|---------|---------|----------|---------|
| | | 1 | 1 | 1 | ı | | | rese | rved I | | | | 1 | | | |
| Туре | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | l | ! | l | ! ! | | reserved | | | | | | ! [| STOPRIS | STARTRIS | DATARIS |
| Type Reset | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 |

| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|------------|---|
| 31:3 | reserved | RO | 0x0000.000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 2 | STOPRIS | RO | 0 | Stop Condition Raw Interrupt Status |
| | | | | Value Description 1 A STOP condition interrupt is pending. 0 No interrupt. This bit is cleared by writing a 1 to the STOPIC bit in the I2CSICR register. |
| 1 | STARTRIS | RO | 0 | Start Condition Raw Interrupt Status Value Description 1 A START condition interrupt is pending. 0 No interrupt. This bit is cleared by writing a 1 to the STARTIC bit in the I2CSICR register. |
| 0 | DATARIS | RO | 0 | Data Raw Interrupt Status Value Description 1 A data received or data requested interrupt is pending. |

No interrupt.

This bit is cleared by writing a 1 to the ${\tt DATAIC}$ bit in the ${\tt I2CSICR}$ register.

Register 15: I²C Slave Masked Interrupt Status (I2CSMIS), offset 0x014

This register specifies whether an interrupt was signaled.

I2C Slave Masked Interrupt Status (I2CSMIS)

I2C Slave 0 base: 0x4002.0800 I2C Slave 1 base: 0x4002.1800 Offset 0x014 Type RO, reset 0x0000.0000

| | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|--------|----|----|----|----|----|----|----------|------|------|----|----|----|----|---------|----------|---------|
| | , | 1 | | | | | | rese | rved | | | | 1 | | | |
| Type I | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | ' | | | | | | reserved | | | | | | l | STOPMIS | STARTMIS | DATAMIS |
| Type I | RO | RO | RO | RO | RO | RO | RO | R/W | R/W | RO |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|------------|---|
| 31:3 | reserved | RO | 0x0000.000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 2 | STOPMIS | R/W | 0 | Stop Condition Masked Interrupt Status |
| | | | | Value Description |
| | | | | 1 An unmasked STOP condition interrupt was signaled is pending. |
| | | | | O An interrupt has not occurred or is masked. |
| | | | | This bit is cleared by writing a 1 to the STOPIC bit in the I2CSICR register. |
| 1 | STARTMIS | R/W | 0 | Start Condition Masked Interrupt Status |
| | | | | Value Description |
| | | | | An unmasked START condition interrupt was signaled is pending. |
| | | | | O An interrupt has not occurred or is masked. |
| | | | | This bit is cleared by writing a 1 to the STARTIC bit in the I2CSICR register. |
| 0 | DATAMIS | RO | 0 | Data Masked Interrupt Status |
| | | | | |

Value Description

- An unmasked data received or data requested interrupt was signaled is pending.
- An interrupt has not occurred or is masked.

This bit is cleared by writing a 1 to the <code>DATAIC</code> bit in the <code>I2CSICR</code> register.

Register 16: I²C Slave Interrupt Clear (I2CSICR), offset 0x018

This register clears the raw interrupt. A read of this register returns no meaningful data.

I2C Slave Interrupt Clear (I2CSICR)

I2C Slave 0 base: 0x4002.0800 I2C Slave 1 base: 0x4002.1800 Offset 0x018 Type WO, reset 0x0000.0000

| _ | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|---------------|---------|---------|---------|---------|---------|---------|----------|---------|---------|---------|---------|---------|---------|---------|---------|---------|
| | | 1 | | 1 | | | 1 | rese | rved | | | | | 1 | | |
| Type Reset | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 |
| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | 1 | | 1 | · | | reserved | | | | | | 1 | STOPIC | STARTIC | DATAIC |
| Type Reset | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | WO 0 | WO 0 | WO 0 |

| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|------------|---|
| 31:3 | reserved | RO | 0x0000.000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 2 | STOPIC | WO | 0 | Stop Condition Interrupt Clear |
| | | | | Writing a 1 to this bit clears the STOPRIS bit in the I2CSRIS register and the STOPMIS bit in the I2CSMIS register. |
| | | | | A read of this register returns no meaningful data. |
| 1 | STARTIC | WO | 0 | Start Condition Interrupt Clear |
| | | | | Writing a 1 to this bit clears the STOPRIS bit in the I2CSRIS register and the STOPMIS bit in the I2CSMIS register. |
| | | | | A read of this register returns no meaningful data. |
| 0 | DATAIC | WO | 0 | Data Interrupt Clear |
| | | | | Writing a 1 to this bit clears the STOPRIS bit in the I2CSRIS register |

A read of this register returns no meaningful data.

and the STOPMIS bit in the I2CSMIS register.

17 Controller Area Network (CAN) Module


Controller Area Network (CAN) is a multicast, shared serial bus standard for connecting electronic control units (ECUs). CAN was specifically designed to be robust in electromagnetically-noisy environments and can utilize a differential balanced line like RS-485 or a more robust twisted-pair wire. Originally created for automotive purposes, it is also used in many embedded control applications (such as industrial and medical). Bit rates up to 1 Mbps are possible at network lengths less than 40 meters. Decreased bit rates allow longer network distances (for example, 125 Kbps at 500 meters).

The Stellaris® LM3S5P56 microcontroller includes one CAN unit with the following features:

- CAN protocol version 2.0 part A/B
- Bit rates up to 1 Mbps
- 32 message objects with individual identifier masks
- Maskable interrupt
- Disable Automatic Retransmission mode for Time-Triggered CAN (TTCAN) applications
- Programmable Loopback mode for self-test operation
- Programmable FIFO mode enables storage of multiple message objects
- Gluelessly attaches to an external CAN transceiver through the CANnTX and CANnRX signals

17.1 Block Diagram

Figure 17-1. CAN Controller Block Diagram



17.2 Signal Description

Table 17-1 on page 641 lists the external signals of the CAN controller and describes the function of each. The CAN controller signals are alternate functions for some GPIO signals and default to be GPIO signals at reset. The column in the table below titled "Pin Mux/Pin Assignment" lists the possible GPIO pin placements for the CAN signals. The AFSEL bit in the **GPIO Alternate Function Select (GPIOAFSEL)** register (page 330) should be set to choose the CAN controller function. The number in parentheses is the encoding that must be programmed into the PMCn field in the **GPIO Port Control (GPIOPCTL)** register (page 347) to assign the CAN signal to the specified GPIO port pin. For more information on configuring GPIOs, see "General-Purpose Input/Outputs (GPIOs)" on page 308.

Table 17-1. Signals for Controller Area Network

| Pin Name | Pin Number | Pin Mux / Pin Assignment | Pin Type | Buffer Type ^a | Description |
|----------|----------------------|--|----------|--------------------------|------------------------|
| CANORX | 21 25 58 61 | PA4 (5) PA6 (6) PB4 (5) PD0 (2) | I | TTL | CAN module 0 receive. |
| CANOTX | 22 26 57 62 | PA5 (5) PA7 (6) PB5 (5) PD1 (2) | 0 | TTL | CAN module 0 transmit. |

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

17.3 Functional Description


The Stellaris[®] CAN controller conforms to the CAN protocol version 2.0 (parts A and B). Message transfers that include data, remote, error, and overload frames with an 11-bit identifier (standard) or a 29-bit identifier (extended) are supported. Transfer rates can be programmed up to 1 Mbps.

The CAN module consists of three major parts:

- CAN protocol controller and message handler
- Message memory
- CAN register interface

A data frame contains data for transmission, whereas a remote frame contains no data and is used to request the transmission of a specific message object. The CAN data/remote frame is constructed as shown in Figure 17-2.

Figure 17-2. CAN Data/Remote Frame



The protocol controller transfers and receives the serial data from the CAN bus and passes the data on to the message handler. The message handler then loads this information into the appropriate

message object based on the current filtering and identifiers in the message object memory. The message handler is also responsible for generating interrupts based on events on the CAN bus.

The message object memory is a set of 32 identical memory blocks that hold the current configuration, status, and actual data for each message object. These memory blocks are accessed via either of the CAN message object register interfaces.

The message memory is not directly accessible in the Stellaris[®] memory map, so the Stellaris[®] CAN controller provides an interface to communicate with the message memory via two CAN interface register sets for communicating with the message objects. The message object memory cannot be directly accessed, so these two interfaces must be used to read or write to each message object. The two message object interfaces allow parallel access to the CAN controller message objects when multiple objects may have new information that must be processed. In general, one interface is used for transmit data and one for receive data.

17.3.1 Initialization

To use the CAN controller, the peripheral clock must be enabled using the **RCGC0** register (see page 161). In addition, the clock to the appropriate GPIO module must be enabled via the **RCGC2** register (see page 178). To find out which GPIO port to enable, refer to Table 23-4 on page 947. Set the GPIO AFSEL bits for the appropriate pins (see page 330). Configure the PMCn fields in the **GPIOPCTL** register to assign the CAN signals to the appropriate pins. See page 347 and Table 23-5 on page 952.

Software initialization is started by setting the INIT bit in the **CAN Control (CANCTL)** register (with software or by a hardware reset) or by going bus-off, which occurs when the transmitter's error counter exceeds a count of 255. While INIT is set, all message transfers to and from the CAN bus are stopped and the CANnTX signal is held High. Entering the initialization state does not change the configuration of the CAN controller, the message objects, or the error counters. However, some configuration registers are only accessible while in the initialization state.

To initialize the CAN controller, set the CAN Bit Timing (CANBIT) register and configure each message object. If a message object is not needed, label it as not valid by clearing the MSGVAL bit in the CAN IFn Arbitration 2 (CANIFnARB2) register. Otherwise, the whole message object must be initialized, as the fields of the message object may not have valid information, causing unexpected results. Both the INIT and CCE bits in the CANCTL register must be set in order to access the CANBIT register and the CAN Baud Rate Prescaler Extension (CANBRPE) register to configure the bit timing. To leave the initialization state, the INIT bit must be cleared. Afterwards, the internal Bit Stream Processor (BSP) synchronizes itself to the data transfer on the CAN bus by waiting for the occurrence of a sequence of 11 consecutive recessive bits (indicating a bus idle condition) before it takes part in bus activities and starts message transfers. Message object initialization does not require the CAN to be in the initialization state and can be done on the fly. However, message objects should all be configured to particular identifiers or set to not valid before message transfer starts. To change the configuration of a message object during normal operation, clear the MSGVAL bit in the CANIFnARB2 register to indicate that the message object is not valid during the change. When the configuration is completed, set the MSGVAL bit again to indicate that the message object is once again valid.

17.3.2 Operation

Two sets of CAN Interface Registers (**CANIF1x** and **CANIF2x**) are used to access the message objects in the Message RAM. The CAN controller coordinates transfers to and from the Message RAM to and from the registers. The two sets are independent and identical and can be used to queue transactions. Generally, one interface is used to transmit data and one is used to receive data.

Once the CAN module is initialized and the INIT bit in the **CANCTL** register is cleared, the CAN module synchronizes itself to the CAN bus and starts the message transfer. As each message is received, it goes through the message handler's filtering process, and if it passes through the filter, is stored in the message object specified by the MNUM bit in the **CAN IFn Command Request** (**CANIFnCRQ**) register. The whole message (including all arbitration bits, data-length code, and eight data bytes) is stored in the message object. If the Identifier Mask (the MSK bits in the **CAN IFn Mask 1** and **CAN IFn Mask 2** (**CANIFnMSKn**) registers) is used, the arbitration bits that are masked to "don't care" may be overwritten in the message object.

The CPU may read or write each message at any time via the CAN Interface Registers. The message handler guarantees data consistency in case of concurrent accesses.

The transmission of message objects is under the control of the software that is managing the CAN hardware. Message objects can be used for one-time data transfers or can be permanent message objects used to respond in a more periodic manner. Permanent message objects have all arbitration and control set up, and only the data bytes are updated. At the start of transmission, the appropriate TXRQST bit in the CAN Transmission Request n (CANTXRQn) register and the NEWDAT bit in the CAN New Data n (CANNWDAn) register are set. If several transmit messages are assigned to the same message object (when the number of message objects is not sufficient), the whole message object has to be configured before the transmission of this message is requested.

The transmission of any number of message objects may be requested at the same time; they are transmitted according to their internal priority, which is based on the message identifier (MNUM) for the message object, with 1 being the highest priority and 32 being the lowest priority. Messages may be updated or set to not valid any time, even when their requested transmission is still pending. The old data is discarded when a message is updated before its pending transmission has started. Depending on the configuration of the message object, the transmission of a message may be requested autonomously by the reception of a remote frame with a matching identifier.

Transmission can be automatically started by the reception of a matching remote frame. To enable this mode, set the RMTEN bit in the **CAN IFn Message Control (CANIFnMCTL)** register. A matching received remote frame causes the TXRQST bit to be set, and the message object automatically transfers its data or generates an interrupt indicating a remote frame was requested. A remote frame can be strictly a single message identifier, or it can be a range of values specified in the message object. The CAN mask registers, **CANIFnMSKn**, configure which groups of frames are identified as remote frame requests. The UMASK bit in the **CANIFnMCTL** register enables the MSK bits in the **CANIFnMSKn** register to filter which frames are identified as a remote frame request. The MXTD bit in the **CANIFnMSK2** register should be set if a remote frame request is expected to be triggered by 29-bit extended identifiers.

17.3.3 Transmitting Message Objects

If the internal transmit shift register of the CAN module is ready for loading, and if a data transfer is not occurring between the CAN Interface Registers and message RAM, the valid message object with the highest priority that has a pending transmission request is loaded into the transmit shift register by the message handler and the transmission is started. The message object's NEWDAT bit in the CANNWDAn register is cleared. After a successful transmission, and if no new data was written to the message object since the start of the transmission, the TXRQST bit in the CANTXRQn register is cleared. If the CAN controller is configured to interrupt on a successful transmission of a message object, (the TXIE bit in the CAN IFn Message Control (CANIFnMCTL) register is set), the INTPND bit in the CANIFnMCTL register is set after a successful transmission. If the CAN module has lost the arbitration or if an error occurred during the transmission, the message is re-transmitted as soon as the CAN bus is free again. If, meanwhile, the transmission of a message with higher priority has been requested, the messages are transmitted in the order of their priority.

17.3.4 Configuring a Transmit Message Object

The following steps illustrate how to configure a transmit message object.

- 1. In the CAN IFn Command Mask (CANIFnCMASK) register:
 - Set the WRNRD bit to specify a write to the **CANIFnCMASK** register; specify whether to transfer the IDMASK, DIR, and MXTD of the message object into the **CAN IFn** registers using the MASK bit
 - Specify whether to transfer the ID, DIR, XTD, and MSGVAL of the message object into the interface registers using the ARB bit
 - Specify whether to transfer the control bits into the interface registers using the CONTROL bit
 - Specify whether to clear the INTPND bit in the CANIFnMCTL register using the CLRINTPND bit
 - Specify whether to clear the NEWDAT bit in the CANNWDAn register using the NEWDAT bit
 - Specify which bits to transfer using the DATAA and DATAB bits
- 2. In the CANIFnMSK1 register, use the MSK[15:0] bits to specify which of the bits in the 29-bit or 11-bit message identifier are used for acceptance filtering. Note that MSK[15:0] in this register are used for bits [15:0] of the 29-bit message identifier and are not used for an 11-bit identifier. A value of 0x00 enables all messages to pass through the acceptance filtering. Also note that in order for these bits to be used for acceptance filtering, they must be enabled by setting the UMASK bit in the CANIFnMCTL register.
- 3. In the CANIFnMSK2 register, use the MSK[12:0] bits to specify which of the bits in the 29-bit or 11-bit message identifier are used for acceptance filtering. Note that MSK[12:0] are used for bits [28:16] of the 29-bit message identifier; whereas MSK[12:2] are used for bits [10:0] of the 11-bit message identifier. Use the MXTD and MDIR bits to specify whether to use XTD and DIR for acceptance filtering. A value of 0x00 enables all messages to pass through the acceptance filtering. Also note that in order for these bits to be used for acceptance filtering, they must be enabled by setting the UMASK bit in the CANIFnMCTL register.
- 4. For a 29-bit identifier, configure ID[15:0] in the CANIFnARB1 register to are used for bits [15:0] of the message identifier and ID[12:0] in the CANIFnARB2 register to are used for bits [28:16] of the message identifier. Set the XTD bit to indicate an extended identifier; set the DIR bit to indicate transmit; and set the MSGVAL bit to indicate that the message object is valid.
- 5. For an 11-bit identifier, disregard the CANIFnARB1 register and configure ID[12:2] in the CANIFnARB2 register to are used for bits [10:0] of the message identifier. Clear the XTD bit to indicate a standard identifier; set the DIR bit to indicate transmit; and set the MSGVAL bit to indicate that the message object is valid.
- **6.** In the **CANIFnMCTL** register:
 - Optionally set the UMASK bit to enable the mask (MSK, MXTD, and MDIR specified in the CANIFnMSK1 and CANIFnMSK2 registers) for acceptance filtering
 - Optionally set the TXIE bit to enable the INTPND bit to be set after a successful transmission

- Optionally set the RMTEN bit to enable the TXRQST bit to be set on the reception of a matching remote frame allowing automatic transmission
- Set the EOB bit for a single message object
- Configure the DLC[3:0] field to specify the size of the data frame. Take care during this configuration not to set the NEWDAT, MSGLST, INTPND or TXROST bits.
- 7. Load the data to be transmitted into the CAN IFn Data (CANIFnDA1, CANIFnDA2, CANIFnDB1, CANIFnDB2) registers. Byte 0 of the CAN data frame is stored in DATA [7:0] in the CANIFnDA1 register.
- 8. Program the number of the message object to be transmitted in the MNUM field in the CAN IFn Command Request (CANIFnCRQ) register.
- **9.** When everything is properly configured, set the TXRQST bit in the **CANIFNMCTL** register. Once this bit is set, the message object is available to be transmitted, depending on priority and bus availability. Note that setting the RMTEN bit in the **CANIFNMCTL** register can also start message transmission if a matching remote frame has been received.

17.3.5 Updating a Transmit Message Object

The CPU may update the data bytes of a Transmit Message Object any time via the CAN Interface Registers and neither the MSGVAL bit in the CANIFnARB2 register nor the TXRQST bits in the CANIFnMCTL register have to be cleared before the update.

Even if only some of the data bytes are to be updated, all four bytes of the corresponding **CANIFnDAn/CANIFnDBn** register have to be valid before the content of that register is transferred to the message object. Either the CPU must write all four bytes into the **CANIFnDAn/CANIFnDBn** register or the message object is transferred to the **CANIFnDAn/CANIFnDBn** register before the CPU writes the new data bytes.

In order to only update the data in a message object, the WRNRD, DATAA and DATAB bits in the **CANIFnMSKn** register are set, followed by writing the updated data into **CANIFnDA1**, **CANIFnDA2**, **CANIFnDB1**, and **CANIFnDB2** registers, and then the number of the message object is written to the MNUM field in the **CAN IFn Command Request (CANIFnCRQ)** register. To begin transmission of the new data as soon as possible, set the TXRQST bit in the **CANIFnMSKn** register.

To prevent the clearing of the TXRQST bit in the **CANIFNMCTL** register at the end of a transmission that may already be in progress while the data is updated, the NEWDAT and TXRQST bits have to be set at the same time in the **CANIFNMCTL** register. When these bits are set at the same time, NEWDAT is cleared as soon as the new transmission has started.

17.3.6 Accepting Received Message Objects

When the arbitration and control field (the ID and XTD bits in the **CANIFnARB2** and the RMTEN and DLC[3:0] bits of the **CANIFnMCTL** register) of an incoming message is completely shifted into the CAN controller, the message handling capability of the controller starts scanning the message RAM for a matching valid message object. To scan the message RAM for a matching message object, the controller uses the acceptance filtering programmed through the mask bits in the **CANIFnMSKn** register and enabled using the UMASK bit in the **CANIFnMCTL** register. Each valid message object, starting with object 1, is compared with the incoming message to locate a matching message object in the message RAM. If a match occurs, the scanning is stopped and the message handler proceeds depending on whether it is a data frame or remote frame that was received.

17.3.7 Receiving a Data Frame

The message handler stores the message from the CAN controller receive shift register into the matching message object in the message RAM. The data bytes, all arbitration bits, and the DLC bits are all stored into the corresponding message object. In this manner, the data bytes are connected with the identifier even if arbitration masks are used. The NEWDAT bit of the CANIFnMCTL register is set to indicate that new data has been received. The CPU should clear this bit when it reads the message object to indicate to the controller that the message has been received, and the buffer is free to receive more messages. If the CAN controller receives a message and the NEWDAT bit is already set, the MSGLST bit in the CANIFnMCTL register is set to indicate that the previous data was lost. If the system requires an interrupt on successful reception of a frame, the RXIE bit of the CANIFnMCTL register should be set. In this case, the INTPND bit of the same register is set, causing the CANINT register to point to the message object that just received a message. The TXRQST bit of this message object should be cleared to prevent the transmission of a remote frame.

17.3.8 Receiving a Remote Frame

A remote frame contains no data, but instead specifies which object should be transmitted. When a remote frame is received, three different configurations of the matching message object have to be considered:

Table 17-2. Message Object Configurations

| Со | nfiguration in CANIFnMCTL | Description |
|----|---|--|
| • | DIR = 1 (direction = transmit); programmed in the CANIFnARB2 register RMTEN = 1 (set the TXRQST bit of the CANIFnMCTL register at reception of the frame to enable transmission) | At the reception of a matching remote frame, the TXRQST bit of this message object is set. The rest of the message object remains unchanged, and the controller automatically transfers the data in the message object as soon as possible. |
| • | UMASK = 1 or 0 | |
| • | DIR = 1 (direction = transmit); programmed in the CANIFnARB2 register | At the reception of a matching remote frame, the TXRQST bit of this message object remains unchanged, and the remote frame is ignored. This remote frame is disabled, the data is not transferred |
| • | $\label{eq:rmten} {\tt RMTEN} = 0 \; \mbox{(do not change the $\tt TXRQST$ bit of the $\tt CANIFnMCTL$ register at reception of the frame)} $ | and nothing indicates that the remote frame ever happened. |
| • | UMASK = 0 (ignore mask in the CANIFnMSKn register) | |
| • | DIR = 1 (direction = transmit); programmed in the CANIFnARB2 register | At the reception of a matching remote frame, the TXRQST bit of this message object is cleared. The arbitration and control field (ID + |
| • | RMTEN = 0 (do not change the TXRQST bit of the ${f CANIFnMCTL}$ register at reception of the frame) | $\begin{tabular}{ll} {\tt XTD} + {\tt RMTEN} + {\tt DLC}) from the shift register is stored into the message object in the message RAM, and the NEWDAT bit of this message object is set. The data field of the message object remains $$ $ (1.5) $$ |
| | UMASK = 1 (use mask (MSK, MXTD, and MDIR in the CANIFnMSKn register) for acceptance filtering) | unchanged; the remote frame is treated similar to a received data frame. This mode is useful for a remote data request from another CAN device for which the Stellaris [®] controller does not have readily available data. The software must fill the data and answer the frame manually. |

17.3.9 Receive/Transmit Priority

The receive/transmit priority for the message objects is controlled by the message number. Message object 1 has the highest priority, while message object 32 has the lowest priority. If more than one transmission request is pending, the message objects are transmitted in order based on the message

object with the lowest message number. This prioritization is separate from that of the message identifier which is enforced by the CAN bus. As a result, if message object 1 and message object 2 both have valid messages to be transmitted, message object 1 is always transmitted first regardless of the message identifier in the message object itself.

17.3.10 Configuring a Receive Message Object

The following steps illustrate how to configure a receive message object.

- 1. Program the **CAN IFn Command Mask (CANIFnCMASK)** register as described in the "Configuring a Transmit Message Object" on page 644 section, except that the WRNRD bit is set to specify a write to the message RAM.
- 2. Program the CANIFnMSK1 and CANIFnMSK2 registers as described in the "Configuring a Transmit Message Object" on page 644 section to configure which bits are used for acceptance filtering. Note that in order for these bits to be used for acceptance filtering, they must be enabled by setting the UMASK bit in the CANIFnMCTL register.
- 3. In the CANIFnMSK2 register, use the MSK[12:0] bits to specify which of the bits in the 29-bit or 11-bit message identifier are used for acceptance filtering. Note that MSK[12:0] are used for bits [28:16] of the 29-bit message identifier; whereas MSK[12:2] are used for bits [10:0] of the 11-bit message identifier. Use the MXTD and MDIR bits to specify whether to use XTD and DIR for acceptance filtering. A value of 0x00 enables all messages to pass through the acceptance filtering. Also note that in order for these bits to be used for acceptance filtering, they must be enabled by setting the UMASK bit in the CANIFnMCTL register.
- 4. Program the CANIFNARB1 and CANIFNARB2 registers as described in the "Configuring a Transmit Message Object" on page 644 section to program XTD and ID bits for the message identifier to be received; set the MSGVAL bit to indicate a valid message; and clear the DIR bit to specify receive.
- **5.** In the **CANIFnMCTL** register:
 - Optionally set the UMASK bit to enable the mask (MSK, MXTD, and MDIR specified in the CANIFnMSK1 and CANIFnMSK2 registers) for acceptance filtering
 - Optionally set the RXIE bit to enable the INTPND bit to be set after a successful reception
 - Clear the RMTEN bit to leave the TXRQST bit unchanged
 - Set the EOB bit for a single message object
 - Configure the DLC[3:0] field to specify the size of the data frame

Take care during this configuration not to set the <code>NEWDAT</code>, <code>MSGLST</code>, <code>INTPND</code> or <code>TXRQST</code> bits.

6. Program the number of the message object to be received in the MNUM field in the **CAN IFn Command Request (CANIFnCRQ)** register. Reception of the message object begins as soon as a matching frame is available on the CAN bus.

When the message handler stores a data frame in the message object, it stores the received Data Length Code and eight data bytes in the **CANIFnDA1**, **CANIFnDA2**, **CANIFnDB1**, and **CANIFnDB2** register. Byte 0 of the CAN data frame is stored in DATA[7:0] in the **CANIFnDA1** register. If the Data Length Code is less than 8, the remaining bytes of the message object are overwritten by unspecified values.

The CAN mask registers can be used to allow groups of data frames to be received by a message object. The CAN mask registers, **CANIFnMSKn**, configure which groups of frames are received by a message object. The UMASK bit in the **CANIFnMCTL** register enables the MSK bits in the **CANIFnMSKn** register to filter which frames are received. The MXTD bit in the **CANIFnMSK2** register should be set if only 29-bit extended identifiers are expected by this message object.

17.3.11 Handling of Received Message Objects

The CPU may read a received message any time via the CAN Interface registers because the data consistency is guaranteed by the message handler state machine.

Typically, the CPU first writes 0x007F to the **CANIFnCMSK** register and then writes the number of the message object to the **CANIFnCRQ** register. That combination transfers the whole received message from the message RAM into the Message Buffer registers (**CANIFnMSKn**, **CANIFnARBn**, and **CANIFnMCTL**). Additionally, the NEWDAT and INTPND bits are cleared in the message RAM, acknowledging that the message has been read and clearing the pending interrupt generated by this message object.

If the message object uses masks for acceptance filtering, the **CANIFnARBn** registers show the full, unmasked ID for the received message.

The NEWDAT bit in the **CANIFnMCTL** register shows whether a new message has been received since the last time this message object was read. The MSGLST bit in the **CANIFnMCTL** register shows whether more than one message has been received since the last time this message object was read. MSGLST is not automatically cleared, and should be cleared by software after reading its status.

Using a remote frame, the CPU may request new data from another CAN node on the CAN bus. Setting the TXRQST bit of a receive object causes the transmission of a remote frame with the receive object's identifier. This remote frame triggers the other CAN node to start the transmission of the matching data frame. If the matching data frame is received before the remote frame could be transmitted, the TXRQST bit is automatically reset. This prevents the possible loss of data when the other device on the CAN bus has already transmitted the data slightly earlier than expected.

17.3.11.1 Configuration of a FIFO Buffer

With the exception of the EOB bit in the **CANIFnMCTL** register, the configuration of receive message objects belonging to a FIFO buffer is the same as the configuration of a single receive message object (see "Configuring a Receive Message Object" on page 647). To concatenate two or more message objects into a FIFO buffer, the identifiers and masks (if used) of these message objects have to be programmed to matching values. Due to the implicit priority of the message objects, the message object with the lowest message object number is the first message object in a FIFO buffer. The EOB bit of all message objects of a FIFO buffer except the last one must be cleared. The EOB bit of the last message object of a FIFO buffer is set, indicating it is the last entry in the buffer.

17.3.11.2 Reception of Messages with FIFO Buffers

Received messages with identifiers matching to a FIFO buffer are stored starting with the message object with the lowest message number. When a message is stored into a message object of a FIFO buffer, the NEWDAT of the **CANIFNMCTL** register bit of this message object is set. By setting NEWDAT while EOB is clear, the message object is locked and cannot be written to by the message handler until the CPU has cleared the NEWDAT bit. Messages are stored into a FIFO buffer until the last message object of this FIFO buffer is reached. Until all of the preceding message objects have been released by clearing the NEWDAT bit, all further messages for this FIFO buffer are written into the last message object of the FIFO buffer and therefore overwrite previous messages.

17.3.11.3 Reading from a FIFO Buffer

When the CPU transfers the contents of a message object from a FIFO buffer by writing its number to the **CANIFnCRQ** register, the TXRQST and CLRINTPND bits in the **CANIFnCMSK** register should be set such that the NEWDAT and INTPEND bits in the **CANIFnMCTL** register are cleared after the read. The values of these bits in the **CANIFnMCTL** register always reflect the status of the message object before the bits are cleared. To assure the correct function of a FIFO buffer, the CPU should read out the message objects starting with the message object with the lowest message number. Figure 17-3 on page 650 shows how a set of message objects which are concatenated to a FIFO Buffer can be handled by the CPU.




Figure 17-3. Message Objects in a FIFO Buffer

17.3.12 Handling of Interrupts

If several interrupts are pending, the **CAN Interrupt (CANINT)** register points to the pending interrupt with the highest priority, disregarding their chronological order. The status interrupt has the highest

priority. Among the message interrupts, the message object's interrupt with the lowest message number has the highest priority. A message interrupt is cleared by clearing the message object's INTPND bit in the **CANIFNMCTL** register or by reading the **CAN Status (CANSTS)** register. The status Interrupt is cleared by reading the **CANSTS** register.

The interrupt identifier INTID in the **CANINT** register indicates the cause of the interrupt. When no interrupt is pending, the register reads as 0x0000. If the value of the INTID field is different from 0, then an interrupt is pending. If the IE bit is set in the **CANCTL** register, the interrupt line to the interrupt controller is active. The interrupt line remains active until the INTID field is 0, meaning that all interrupt sources have been cleared (the cause of the interrupt is reset), or until IE is cleared, which disables interrupts from the CAN controller.

The INTID field of the **CANINT** register points to the pending message interrupt with the highest interrupt priority. The SIE bit in the **CANCTL** register controls whether a change of the RXOK, TXOK, and LEC bits in the **CANSTS** register can cause an interrupt. The EIE bit in the **CANCTL**register controls whether a change of the BOFF and EWARN bits in the **CANSTS** register can cause an interrupt. The IE bit in the **CANCTL** register controls whether any interrupt from the CAN controller actually generates an interrupt to the interrupt controller. The **CANINT** register is updated even when the IE bit in the **CANCTL** register is clear, but the interrupt is not indicated to the CPU.

A value of 0x8000 in the **CANINT** register indicates that an interrupt is pending because the CAN module has updated, but not necessarily changed, the **CANSTS** register, indicating that either an error or status interrupt has been generated. A write access to the **CANSTS** register can clear the RXOK, TXOK, and LEC bits in that same register; however, the only way to clear the source of a status interrupt is to read the **CANSTS** register.

The source of an interrupt can be determined in two ways during interrupt handling. The first is to read the INTID bit in the **CANINT** register to determine the highest priority interrupt that is pending, and the second is to read the **CAN Message Interrupt Pending (CANMSGnINT)** register to see all of the message objects that have pending interrupts.

An interrupt service routine reading the message that is the source of the interrupt may read the message and clear the message object's INTPND bit at the same time by setting the CLRINTPND bit in the **CANIFTCMSK** register. Once the INTPND bit has been cleared, the **CANINT** register contains the message number for the next message object with a pending interrupt.

17.3.13 Test Mode

A Test Mode is provided which allows various diagnostics to be performed. Test Mode is entered by setting the TEST bit in the CANCTL register. Once in Test Mode, the TX[1:0], LBACK, SILENT and BASIC bits in the CAN Test (CANTST) register can be used to put the CAN controller into the various diagnostic modes. The RX bit in the CANTST register allows monitoring of the CANNRX signal. All CANTST register functions are disabled when the TEST bit is cleared.

17.3.13.1 Silent Mode

Silent Mode can be used to analyze the traffic on a CAN bus without affecting it by the transmission of dominant bits (Acknowledge Bits, Error Frames). The CAN Controller is put in Silent Mode setting the SILENT bit in the **CANTST** register. In Silent Mode, the CAN controller is able to receive valid data frames and valid remote frames, but it sends only recessive bits on the CAN bus and cannot start a transmission. If the CAN Controller is required to send a dominant bit (ACK bit, overload flag, or active error flag), the bit is rerouted internally so that the CAN Controller monitors this dominant bit, although the CAN bus remains in recessive state.

17.3.13.2 Loopback Mode

Loopback mode is useful for self-test functions. In Loopback Mode, the CAN Controller internally routes the CANnTX signal on to the CANnRX signal and treats its own transmitted messages as received messages and stores them (if they pass acceptance filtering) into the message buffer. The CAN Controller is put in Loopback Mode by setting the LBACK bit in the **CANTST** register. To be independent from external stimulation, the CAN Controller ignores acknowledge errors (a recessive bit sampled in the acknowledge slot of a data/remote frame) in Loopback Mode. The actual value of the CANNRX signal is disregarded by the CAN Controller. The transmitted messages can be monitored on the CANnTX signal.

17.3.13.3 Loopback Combined with Silent Mode

Loopback Mode and Silent Mode can be combined to allow the CAN Controller to be tested without affecting a running CAN system connected to the CANnTX and CANnRX signals. In this mode, the CANnRX signal is disconnected from the CAN Controller and the CANnTX signal is held recessive. This mode is enabled by setting both the LBACK and SILENT bits in the **CANTST** register.

17.3.13.4 Basic Mode

Basic Mode allows the CAN Controller to be operated without the Message RAM. In Basic Mode, The CANIF1 registers are used as the transmit buffer. The transmission of the contents of the IF1 registers is requested by setting the BUSY bit of the **CANIF1CRQ** register. The CANIF1 registers are locked while the BUSY bit is set. The BUSY bit indicates that a transmission is pending. As soon the CAN bus is idle, the CANIF1 registers are loaded into the shift register of the CAN Controller and transmission is started. When the transmission has completed, the BUSY bit is cleared and the locked CANIF1 registers are released. A pending transmission can be aborted at any time by clearing the BUSY bit in the **CANIF1CRQ** register while the CANIF1 registers are locked. If the CPU has cleared the BUSY bit, a possible retransmission in case of lost arbitration or an error is disabled.

The CANIF2 Registers are used as a receive buffer. After the reception of a message, the contents of the shift register are stored in the CANIF2 registers, without any acceptance filtering. Additionally, the actual contents of the shift register can be monitored during the message transfer. Each time a read message object is initiated by setting the BUSY bit of the **CANIF2CRQ** register, the contents of the shift register are stored into the CANIF2 registers.

In Basic Mode, all message-object-related control and status bits and of the control bits of the **CANIFnCMSK** registers are not evaluated. The message number of the **CANIFnCRQ** registers is also not evaluated. In the **CANIF2MCTL** register, the NEWDAT and MSGLST bits retain their function, the DLC[3:0] field shows the received DLC, the other control bits are cleared.

Basic Mode is enabled by setting the BASIC bit in the CANTST register.

17.3.13.5 Transmit Control

Software can directly override control of the ${\tt CANnTX}$ signal in four different ways.

- CANnTX is controlled by the CAN Controller
- The sample point is driven on the CANnTX signal to monitor the bit timing
- CANnTX drives a low value
- CANnTX drives a high value

The last two functions, combined with the readable CAN receive pin CANnRX, can be used to check the physical layer of the CAN bus.

The Transmit Control function is enabled by programming the $\mathtt{TX[1:0]}$ field in the **CANTST** register. The three test functions for the CANnTX signal interfere with all CAN protocol functions. $\mathtt{TX[1:0]}$ must be cleared when CAN message transfer or Loopback Mode, Silent Mode, or Basic Mode are selected.

17.3.14 Bit Timing Configuration Error Considerations

Even if minor errors in the configuration of the CAN bit timing do not result in immediate failure, the performance of a CAN network can be reduced significantly. In many cases, the CAN bit synchronization amends a faulty configuration of the CAN bit timing to such a degree that only occasionally an error frame is generated. In the case of arbitration, however, when two or more CAN nodes simultaneously try to transmit a frame, a misplaced sample point may cause one of the transmitters to become error passive. The analysis of such sporadic errors requires a detailed knowledge of the CAN bit synchronization inside a CAN node and of the CAN nodes' interaction on the CAN bus.

17.3.15 Bit Time and Bit Rate

The CAN system supports bit rates in the range of lower than 1 Kbps up to 1000 Kbps. Each member of the CAN network has its own clock generator. The timing parameter of the bit time can be configured individually for each CAN node, creating a common bit rate even though the CAN nodes' oscillator periods may be different.

Because of small variations in frequency caused by changes in temperature or voltage and by deteriorating components, these oscillators are not absolutely stable. As long as the variations remain inside a specific oscillator's tolerance range, the CAN nodes are able to compensate for the different bit rates by periodically resynchronizing to the bit stream.

According to the CAN specification, the bit time is divided into four segments (see Figure 17-4 on page 654): the Synchronization Segment, the Propagation Time Segment, the Phase Buffer Segment 1, and the Phase Buffer Segment 2. Each segment consists of a specific, programmable number of time quanta (see Table 17-3 on page 654). The length of the time quantum (t_q), which is the basic time unit of the bit time, is defined by the CAN controller's system clock (fsys) and the Baud Rate Prescaler (grap):

 $t_a = BRP / fsys$

The CAN module's system clock fsys is the frequency of its CAN module clock input.

The Synchronization Segment Sync is that part of the bit time where edges of the CAN bus level are expected to occur; the distance between an edge that occurs outside of Sync and the Sync is called the phase error of that edge.

The Propagation Time Segment Prop is intended to compensate for the physical delay times within the CAN network.

The Phase Buffer Segments Phase1 and Phase2 surround the Sample Point.

The (Re-)Synchronization Jump Width (SJW) defines how far a resynchronization may move the Sample Point inside the limits defined by the Phase Buffer Segments to compensate for edge phase errors.

A given bit rate may be met by different bit-time configurations, but for the proper function of the CAN network, the physical delay times and the oscillator's tolerance range have to be considered.

Figure 17-4. CAN Bit Time




Table 17-3. CAN Protocol Ranges^a

| Parameter | Range | Remark |
|-----------|----------------------|---|
| BRP | [1 64] | Defines the length of the time quantum $t_{\rm q}$. The CANBRPE register can be used to extend the range to 1024. |
| Sync | 1 t _q | Fixed length, synchronization of bus input to system clock |
| Prop | [1 8] t _q | Compensates for the physical delay times |
| Phase1 | [1 8] t _q | May be lengthened temporarily by synchronization |
| Phase2 | [1 8] t _q | May be shortened temporarily by synchronization |
| SJW | [1 4] t _q | May not be longer than either Phase Buffer Segment |

a. This table describes the minimum programmable ranges required by the CAN protocol.

The bit timing configuration is programmed in two register bytes in the **CANBIT** register. In the **CANBIT** register, the four components TSEG2, TSEG1, SJW, and BRP have to be programmed to a numerical value that is one less than its functional value; so instead of values in the range of [1..n], values in the range of [0..n-1] are programmed. That way, for example, SJW (functional range of [1..4]) is represented by only two bits in the SJW bit field. Table 17-4 shows the relationship between the **CANBIT** register values and the parameters.

Table 17-4. CANBIT Register Values

| CANBIT Register Field | Setting |
|-----------------------|-------------------|
| TSEG2 | Phase2 - 1 |
| TSEG1 | Prop + Phase1 - 1 |
| SJW | SJW - 1 |
| BRP | BRP |

Therefore, the length of the bit time is (programmed values):

[TSEG1 + TSEG2 + 3]
$$\times t_q$$

or (functional values):

The data in the **CANBIT** register is the configuration input of the CAN protocol controller. The baud rate prescaler (configured by the BRP field) defines the length of the time quantum, the basic time

unit of the bit time; the bit timing logic (configured by TSEG1, TSEG2, and SJW) defines the number of time quanta in the bit time.

The processing of the bit time, the calculation of the position of the sample point, and occasional synchronizations are controlled by the CAN controller and are evaluated once per time quantum.

The CAN controller translates messages to and from frames. In addition, the controller generates and discards the enclosing fixed format bits, inserts and extracts stuff bits, calculates and checks the CRC code, performs the error management, and decides which type of synchronization is to be used. The bit value is received or transmitted at the sample point. The information processing time (IPT) is the time after the sample point needed to calculate the next bit to be transmitted on the CAN bus. The IPT includes any of the following: retrieving the next data bit, handling a CRC bit, determining if bit stuffing is required, generating an error flag or simply going idle.

The IPT is application-specific but may not be longer than 2 t_q ; the CAN's IPT is 0 t_q . Its length is the lower limit of the programmed length of Phase2. In case of synchronization, Phase2 may be shortened to a value less than IPT, which does not affect bus timing.

17.3.16 Calculating the Bit Timing Parameters

Usually, the calculation of the bit timing configuration starts with a required bit rate or bit time. The resulting bit time (1/bit rate) must be an integer multiple of the system clock period.

The bit time may consist of 4 to 25 time quanta. Several combinations may lead to the required bit time, allowing iterations of the following steps.

The first part of the bit time to be defined is Prop. Its length depends on the delay times measured in the system. A maximum bus length as well as a maximum node delay has to be defined for expandable CAN bus systems. The resulting time for Prop is converted into time quanta (rounded up to the nearest integer multiple of t_{α}).

Sync is 1 t_q long (fixed), which leaves (bit time - Prop - 1) t_q for the two Phase Buffer Segments. If the number of remaining t_q is even, the Phase Buffer Segments have the same length, that is, Phase2 = Phase1, else Phase2 = Phase1 + 1.

The minimum nominal length of Phase2 has to be regarded as well. Phase2 may not be shorter than the CAN controller's Information Processing Time, which is, depending on the actual implementation, in the range of [0..2] t_n.

The length of the synchronization jump width is set to the least of 4, Phase1 or Phase2.

The oscillator tolerance range necessary for the resulting configuration is calculated by the formula given below:

$$(1 - df) \times fnom \leq fosc \leq (1 + df) \times fnom$$

where:

- df = Maximum tolerance of oscillator frequency
- fosc = Actual oscillator frequency
- fnom = Nominal oscillator frequency

Maximum frequency tolerance must take into account the following formulas:

$$df \le \frac{(Phase_seg1, Phase_seg2) \min}{2 \times (13 \times tbit - Phase_Seg2)}$$

$$df \max = 2 \times df \times fnom$$

where:

- Phase1 and Phase2 are from Table 17-3 on page 654
- tbit = Bit Time
- dfmax = Maximum difference between two oscillators

If more than one configuration is possible, that configuration allowing the highest oscillator tolerance range should be chosen.

CAN nodes with different system clocks require different configurations to come to the same bit rate. The calculation of the propagation time in the CAN network, based on the nodes with the longest delay times, is done once for the whole network.

The CAN system's oscillator tolerance range is limited by the node with the lowest tolerance range.

The calculation may show that bus length or bit rate have to be decreased or that the oscillator frequencies' stability has to be increased in order to find a protocol-compliant configuration of the CAN bit timing.

17.3.16.1 Example for Bit Timing at High Baud Rate

In this example, the frequency of CAN clock is 25 MHz, and the bit rate is 1 Mbps.

```
t_q 200 ns = (Baud rate Prescaler)/CAN Clock
tSync = 1 \times t_q = 200 \text{ ns}
                                        \\fixed at 1 time quanta
delay of bus driver 50 ns
delay of receiver circuit 30 ns
delay of bus line (40m) 220 ns
                                       \ \\400 is next integer multiple of t_{\alpha}
tProp 400 ns = 2 \times t_{g}
bit time = tSync + tTSeg1 + tTSeg2
bit time = tSync + tProp + tPhase 1 + tPhase2
tPhase 1 + tPhase2 = bit time - tSync - tProp
tPhase 1 + tPhase2 = 1000 ns - 200 ns - 400 ns
tPhase 1 + tPhase 2 = 400 ns
tPhase1 = 200 ns
tPhase2 = 200 ns
                                         \tPhase1 = tPhase2
tTSeg1 = tProp + tPhase1
tTSeg1 = 400 ns + 200 ns
tTSeg1 = 600 ns = 3 \times t_{g}
tTSeg2 = tPhase2
```

In the above example, the bit field values for the **CANBIT** register are:

| TSEG2 | = TSeg2 -1 |
|-------|---------------------------|
| | = 1-1 |
| | = 0 |
| TSEG1 | = TSeg1 -1 |
| | = 3-1 |
| | = 2 |
| SJW | = SJW -1 |
| | = 1-1 |
| | = 0 |
| BRP | = Baud rate prescaler - 1 |
| | = 5-1 |
| | =4 |

The final value programmed into the **CANBIT** register = 0x0204.

17.3.16.2 Example for Bit Timing at Low Baud Rate

In this example, the frequency of the CAN clock is 50 MHz, and the bit rate is 100 Kbps.

```
t_{\rm q} 1 \mu s = (Baud rate Prescaler)/CAN Clock
tSync = 1 \times t_q = 1 \mu s
                                          \\fixed at 1 time quanta
delay of bus driver 200 ns
delay of receiver circuit 80 ns
delay of bus line (40m) 220 ns
                                          \ \\1 µs is next integer multiple of t_{\alpha}
tProp 1 \mu s = 1 \times t_{\alpha}
bit time = tSync + tTSeq1 + tTSeq2
bit time = tSync + tProp + tPhase 1 + tPhase2
tPhase 1 + tPhase2 = bit time - tSync - tProp
tPhase 1 + tPhase2 = 10 \mu s - 1 \mu s - 1 \mu s
tPhase 1 + tPhase 2 = 8 \mu s
tPhase1 = 4 \mu s
tPhase2 = 4 \mu s
                                           \tPhase1 = tPhase2
tTSeg1 = tProp + tPhase1
tTSeq1 = 1 \mu s + 4 \mu s
tTSeg1 = 5 \mu s = 5 \times t_{q}
tTSeg2 = tPhase2
tTSeg2 = (Information Processing Time + 4) \times t_q
tTSeg2 = 4 \mu s = 4 \times t_{\alpha}
                                          \\Assumes IPT=0
                                          \Least of 4, Phase1, and Phase2
tSJW = 4 \times t_{\alpha} = 4 \mu s
```

| TSEG2 | = TSeg2 -1 |
|-------|---------------------------|
| | = 4-1 |
| | = 3 |
| TSEG1 | = TSeg1 -1 |
| | = 5-1 |
| | = 4 |
| SJW | = SJW -1 |
| | = 4-1 |
| | = 3 |
| BRP | = Baud rate prescaler - 1 |
| | = 50-1 |
| | =49 |

The final value programmed into the **CANBIT** register = 0x34F1.

17.4 Register Map

Table 17-5 on page 658 lists the registers. All addresses given are relative to the CAN base address of:

■ CAN0: 0x4004.0000

Note that the CAN controller clock must be enabled before the registers can be programmed (see page 161).

Table 17-5. CAN Register Map

| Offset | Name | Type | Reset | Description | See page |
|--------|------------|------|-------------|-----------------------------------|-------------|
| 0x000 | CANCTL | R/W | 0x0000.0001 | CAN Control | 660 |
| 0x004 | CANSTS | R/W | 0x0000.0000 | CAN Status | 662 |
| 0x008 | CANERR | RO | 0x0000.0000 | CAN Error Counter | 665 |
| 0x00C | CANBIT | R/W | 0x0000.2301 | CAN Bit Timing | 666 |
| 0x010 | CANINT | RO | 0x0000.0000 | CAN Interrupt | 668 |
| 0x014 | CANTST | R/W | 0x0000.0000 | CAN Test | 669 |
| 0x018 | CANBRPE | R/W | 0x0000.0000 | CAN Baud Rate Prescaler Extension | 671 |
| 0x020 | CANIF1CRQ | R/W | 0x0000.0001 | CAN IF1 Command Request | 672 |
| 0x024 | CANIF1CMSK | R/W | 0x0000.0000 | CAN IF1 Command Mask | 673 |
| 0x028 | CANIF1MSK1 | R/W | 0x0000.FFFF | CAN IF1 Mask 1 | 676 |
| 0x02C | CANIF1MSK2 | R/W | 0x0000.FFFF | CAN IF1 Mask 2 | 677 |
| 0x030 | CANIF1ARB1 | R/W | 0x0000.0000 | CAN IF1 Arbitration 1 | 679 |
| 0x034 | CANIF1ARB2 | R/W | 0x0000.0000 | CAN IF1 Arbitration 2 | 680 |
| 0x038 | CANIF1MCTL | R/W | 0x0000.0000 | CAN IF1 Message Control | 682 |
| 0x03C | CANIF1DA1 | R/W | 0x0000.0000 | CAN IF1 Data A1 | 685 |

Table 17-5. CAN Register Map (continued)

| Offset | Name | Туре | Reset | Description | See page |
|--------|------------|------|-------------|---------------------------------|-------------|
| 0x040 | CANIF1DA2 | R/W | 0x0000.0000 | CAN IF1 Data A2 | 685 |
| 0x044 | CANIF1DB1 | R/W | 0x0000.0000 | CAN IF1 Data B1 | 685 |
| 0x048 | CANIF1DB2 | R/W | 0x0000.0000 | CAN IF1 Data B2 | 685 |
| 0x080 | CANIF2CRQ | R/W | 0x0000.0001 | CAN IF2 Command Request | 672 |
| 0x084 | CANIF2CMSK | R/W | 0x0000.0000 | CAN IF2 Command Mask | 673 |
| 0x088 | CANIF2MSK1 | R/W | 0x0000.FFFF | CAN IF2 Mask 1 | 676 |
| 0x08C | CANIF2MSK2 | R/W | 0x0000.FFFF | CAN IF2 Mask 2 | 677 |
| 0x090 | CANIF2ARB1 | R/W | 0x0000.0000 | CAN IF2 Arbitration 1 | 679 |
| 0x094 | CANIF2ARB2 | R/W | 0x0000.0000 | CAN IF2 Arbitration 2 | 680 |
| 0x098 | CANIF2MCTL | R/W | 0x0000.0000 | CAN IF2 Message Control | 682 |
| 0x09C | CANIF2DA1 | R/W | 0x0000.0000 | CAN IF2 Data A1 | 685 |
| 0x0A0 | CANIF2DA2 | R/W | 0x0000.0000 | CAN IF2 Data A2 | 685 |
| 0x0A4 | CANIF2DB1 | R/W | 0x0000.0000 | CAN IF2 Data B1 | 685 |
| 0x0A8 | CANIF2DB2 | R/W | 0x0000.0000 | CAN IF2 Data B2 | 685 |
| 0x100 | CANTXRQ1 | RO | 0x0000.0000 | CAN Transmission Request 1 | 686 |
| 0x104 | CANTXRQ2 | RO | 0x0000.0000 | CAN Transmission Request 2 | 686 |
| 0x120 | CANNWDA1 | RO | 0x0000.0000 | CAN New Data 1 | 687 |
| 0x124 | CANNWDA2 | RO | 0x0000.0000 | CAN New Data 2 | 687 |
| 0x140 | CANMSG1INT | RO | 0x0000.0000 | CAN Message 1 Interrupt Pending | 688 |
| 0x144 | CANMSG2INT | RO | 0x0000.0000 | CAN Message 2 Interrupt Pending | 688 |
| 0x160 | CANMSG1VAL | RO | 0x0000.0000 | CAN Message 1 Valid | 689 |
| 0x164 | CANMSG2VAL | RO | 0x0000.0000 | CAN Message 2 Valid | 689 |

17.5 CAN Register Descriptions

The remainder of this section lists and describes the CAN registers, in numerical order by address offset. There are two sets of Interface Registers that are used to access the Message Objects in the Message RAM: **CANIF1x** and **CANIF2x**. The function of the two sets are identical and are used to queue transactions.

Register 1: CAN Control (CANCTL), offset 0x000

This control register initializes the module and enables test mode and interrupts.

The bus-off recovery sequence (see CAN Specification Rev. 2.0) cannot be shortened by setting or clearing INIT. If the device goes bus-off, it sets INIT, stopping all bus activities. Once INIT has been cleared by the CPU, the device then waits for 129 occurrences of Bus Idle (129 * 11 consecutive High bits) before resuming normal operations. At the end of the bus-off recovery sequence, the Error Management Counters are reset.

During the waiting time after INIT is cleared, each time a sequence of 11 High bits has been monitored, a BITERROR0 code is written to the **CANSTS** register (the LEC field = 0x5), enabling the CPU to readily check whether the CAN bus is stuck Low or continuously disturbed, and to monitor the proceeding of the bus-off recovery sequence.

CAN Control (CANCTL)

CAN0 base: 0x4004.0000

31

Offset 0x000 Type R/W, reset 0x0000.0001

30

| L | | | | | | | | | | | | | | | | |
|-------|-----------|----|--------|------|------|------|-----------|------|------------|-----------|-----------------------|-------------------------------------|----------------|-----------|-----------|-----------|
| Туре | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| _ | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | | | rese | rved | | ı | | TEST | CCE | DAR | reserved | EIE | SIE | IE | INIT |
| Туре | RO | RO | RO | RO | RO | RO | RO | RO | R/W | R/W | R/W | RO | R/W | R/W | R/W | R/W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| В | Bit/Field | | Nam | ne | Тур | oe . | Reset | Des | cription | | | | | | | |
| | 31:8 | | reserv | /ed | RO |) | 0x0000.00 | com | patibility | with futu | ure produ | he value ucts, the dify-write | value of | a reserv | | |
| | 7 | | TES | т | RΛ | Ν | 0 | Test | Mode E | nable | | | | | | |
| | | | | | | | | Valı | ue | Des | scription | | | | | |
| | | | | | | | | 0 | | The | CAN co | ntroller i | s operat | ing norm | nally. | |
| | | | | | | | | 1 | | The | CAN co | ontroller i | s in test | mode. | | |
| | | | | | | | | | | | | | | | | |
| | 6 | | CCI | Ξ | R٨ | Ν | 0 | Con | ıfiguratio | n Chang | e Enable | e | | | | |
| | | | | | | | | Valı | ue | Descri | ption | | | | | |
| | | | | | | | | 0 | | Write a | accesses | s to the C | ANBIT | register | are not a | llowed. |
| | | | | | | | | 1 | | | accesses bit is 1. | s to the C | ANBIT r | egister a | ire allow | ed if the |
| | 5 | | DAF | ₹ | RΛ | N | 0 | Disa | able Auto | omatic-R | etransm | ission | | | | |
| | | | | | | | | Valı | ue | Desc | cription | | | | | |
| | | | | | | | | _ | | | | | | | | |

0

Auto-retransmission of disturbed messages is enabled.

Auto-retransmission is disabled.

| Bit/Field | Name | Туре | Reset | Descript | Description | | | | |
|-----------|----------|------|-------|-------------|---|--|--|--|--|
| 4 | reserved | RO | 0 | compatib | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. | | | | |
| 3 | EIE | R/W | 0 | Error Inte | errupt Enable | | | | |
| | | | | Value | Description | | | | |
| | | | | 0 | No error status interrupt is generated. | | | | |
| | | | | 1 | A change in the BOFF or EWARN bits in the CANSTS register generates an interrupt. | | | | |
| 2 | SIE | R/W | 0 | Status Ir | nterrupt Enable | | | | |
| | | | | Value | Description | | | | |
| | | | | 0 | No status interrupt is generated. | | | | |
| | | | | 1 | An interrupt is generated when a message has successfully been transmitted or received, or a CAN bus error has been detected. A change in the TXOK, RXOK or LEC bits in the CANSTS register generates an interrupt. | | | | |
| 1 | ΙE | R/W | 0 | CAN Inte | errupt Enable | | | | |
| | | | | Value | Description | | | | |
| | | | | 0 | Interrupts disabled. | | | | |
| | | | | 1 | Interrupts enabled. | | | | |
| 0 | INIT | R/W | 1 | Initializat | tion | | | | |
| | | | | Value | Description | | | | |
| | | | | 0 | Normal operation. | | | | |
| | | | | 1 | Initialization started. | | | | |
| | | | | | | | | | |

Register 2: CAN Status (CANSTS), offset 0x004

Important: Use caution when reading this register. Performing a read may change bit status.

The status register contains information for interrupt servicing such as Bus-Off, error count threshold, and error types.

The LEC field holds the code that indicates the type of the last error to occur on the CAN bus. This field is cleared when a message has been transferred (reception or transmission) without error. The unused error code 0x7 may be written by the CPU to manually set this field to an invalid error so that it can be checked for a change later.

An error interrupt is generated by the BOFF and EWARN bits, and a status interrupt is generated by the RXOK, TXOK, and LEC bits, if the corresponding enable bits in the **CAN Control (CANCTL)** register are set. A change of the EPASS bit or a write to the RXOK, TXOK, or LEC bits does not generate an interrupt.

Reading the **CAN Status (CANSTS)** register clears the **CAN Interrupt (CANINT)** register, if it is pending.

CAN Status (CANSTS)

CAN0 base: 0x4004.0000 Offset 0x004

Type R/W, reset 0x0000.0000

| _ | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|-------|----|----|----|------|------|----|----|------|------|-------|-------|------|------|-----|-----|-----|
| | | | | ' | | | | rese | rved | 1 | | | | | | |
| Type | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| _ | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | | | rese | rved | | | 1 | BOFF | EWARN | EPASS | RXOK | TXOK | | LEC | |
| Туре | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | R/W | R/W | R/W | R/W | R/W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit/Field | Name | Туре | Reset | Description | | | | |
|-----------|----------|------|-----------|---|---|--|--|--|
| 31:8 | reserved | RO | 0x0000.00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. | | | | |
| 7 | BOFF | RO | 0 | Bus-Off St | atus | | | |
| | | | | Value | Description | | | |
| | | | | 0 | The CAN controller is not in bus-off state. | | | |
| | | | | 1 | The CAN controller is in bus-off state. | | | |
| 6 | EWARN | RO | 0 | Warning S | tatus | | | |
| | | | | Value | Description | | | |
| | | | | 0 | Both error counters are below the error warning limit of 96. | | | |
| | | | | 1 | At least one of the error counters has reached the error warning limit of 96. | | | |

| Bit/Field | Name | Type | Reset | Description | on |
|-----------|-------|------|-------|-------------|--|
| 5 | EPASS | RO | 0 | Error Pas | ssive |
| | | | | Value | Description |
| | | | | 0 | The CAN module is in the Error Active state, that is, the receive or transmit error count is less than or equal to 127. |
| | | | | 1 | The CAN module is in the Error Passive state, that is, the receive or transmit error count is greater than 127. |
| 4 | RXOK | R/W | 0 | Received | l a Message Successfully |
| | | | | Value | Description |
| | | | | 0 | Since this bit was last cleared, no message has been successfully received. |
| | | | | 1 | Since this bit was last cleared, a message has been successfully received, independent of the result of the acceptance filtering. |
| | | | | This bit m | nust be cleared by writing a 0 to it. |
| 3 | TXOK | R/W | 0 | Transmitt | ted a Message Successfully |
| | | | | Value | Description |
| | | | | 0 | Since this bit was last cleared, no message has been successfully transmitted. |
| | | | | 1 | Since this bit was last cleared, a message has been successfully transmitted error-free and acknowledged by at least one other node. |

This bit must be cleared by writing a 0 to it.

| Bit/Field | Name | Туре | Reset | Descript | tion |
|-----------|------|------|-------|---|---|
| 2:0 | LEC | R/W | 0x0 | Last Err | or Code |
| | | | | This is the type of the last error to occur on the CAN bus. | |
| | | | | Value | Description |
| | | | | 0x0 | No Error |
| | | | | 0x1 | Stuff Error |
| | | | | | More than 5 equal bits in a sequence have occurred in a part of a received message where this is not allowed. |
| | | | | 0x2 | Format Error |
| | | | | | A fixed format part of the received frame has the wrong format. |
| | | | | 0x3 | ACK Error |
| | | | | | The message transmitted was not acknowledged by another node. |
| | | | | 0x4 | Bit 1 Error |
| | | | | | When a message is transmitted, the CAN controller monitors the data lines to detect any conflicts. When the arbitration field is transmitted, data conflicts are a part of the arbitration protocol. When other frame fields are transmitted, data conflicts are considered errors. |
| | | | | | A Bit 1 Error indicates that the device wanted to send a High level (logical 1) but the monitored bus value was Low (logical 0). |
| | | | | 0x5 | Bit 0 Error |
| | | | | | A Bit 0 Error indicates that the device wanted to send a Low level (logical 0), but the monitored bus value was High (logical 1). |
| | | | | | During bus-off recovery, this status is set each time a sequence of 11 High bits has been monitored. By checking for this status, software can monitor the proceeding of the bus-off recovery sequence without any disturbances to the bus. |
| | | | | 0x6 | CRC Error |
| | | | | | The CRC checksum was incorrect in the received message, indicating that the calculated value received did not match the calculated CRC of the data. |
| | | | | 0x7 | Unused |
| | | | | | When the LEC bit shows this value, no CAN bus event was |

detected since this value was written to the \mathtt{LEC} field.


Register 3: CAN Error Counter (CANERR), offset 0x008

This register contains the error counter values, which can be used to analyze the cause of an error.

CAN Error Counter (CANERR)

CAN0 base: 0x4004.0000 Offset 0x008

Type RO, reset 0x0000.0000



| Bit/Field | Name | Туре | Reset | Descriptio | Description | | | | |
|-----------|----------|------|--------|---------------|---|--|--|--|--|
| 31:16 | reserved | RO | 0x0000 | compatibil | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. | | | | |
| 15 | RP | RO | 0 | Received | Error Passive | | | | |
| | | | | Value | Description | | | | |
| | | | | 0 | The Receive Error counter is below the Error Passive level (127 or less). | | | | |
| | | | | 1 | The Receive Error counter has reached the Error Passive level (128 or greater). | | | | |
| 14:8 | REC | RO | 0x00 | Receive E | rror Counter | | | | |
| | | | | This field | contains the state of the receiver error counter (0 to 127). | | | | |
| 7:0 | TEC | RO | 0x00 | Transmit E | Error Counter | | | | |
| | | | | This field of | contains the state of the transmit error counter (0 to 255). | | | | |

Register 4: CAN Bit Timing (CANBIT), offset 0x00C


This register is used to program the bit width and bit quantum. Values are programmed to the system clock frequency. This register is write-enabled by setting the CCE and INIT bits in the **CANCTL** register. See "Bit Time and Bit Rate" on page 653 for more information.

CAN Bit Timing (CANBIT)

CAN0 base: 0x4004.0000

Offset 0x00C

Type R/W, reset 0x0000.2301



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|--------|---|
| 31:15 | reserved | RO | 0x0000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 14:12 | TSEG2 | R/W | 0x2 | Time Segment after Sample Point |
| | | | | 0x00-0x07: The actual interpretation by the hardware of this value is such that one more than the value programmed here is used. |
| | | | | So, for example, the reset value of 0x2 means that 3 (2+1) bit time quanta are defined for <code>Phase2</code> (see Figure 17-4 on page 654). The bit time quanta is defined by the <code>BRP</code> field. |
| 11:8 | TSEG1 | R/W | 0x3 | Time Segment Before Sample Point |
| | | | | 0x00-0x0F: The actual interpretation by the hardware of this value is such that one more than the value programmed here is used. |
| | | | | So, for example, the reset value of 0x3 means that 4 (3+1) bit time quanta are defined for <code>Phase1</code> (see Figure 17-4 on page 654). The bit time quanta is defined by the <code>BRP</code> field. |
| 7:6 | SJW | R/W | 0x0 | (Re)Synchronization Jump Width |
| | | | | 0x00-0x03. The actual interpretation by the hardware of this value is |

0x00-0x03: The actual interpretation by the hardware of this value is such that one more than the value programmed here is used.

During the start of frame (SOF), if the CAN controller detects a phase error (misalignment), it can adjust the length of TSEG2 or TSEG1 by the value in SJW. So the reset value of 0 adjusts the length by 1 bit time quanta.

| Bit/Field | Name | Type | Reset | Description |
|-----------|------|------|-------|--|
| 5:0 | BRP | R/W | 0x1 | Baud Rate Prescaler |
| | | | | The value by which the oscillator frequency is divided for generating the bit time quanta. The bit time is built up from a multiple of this quantum. |
| | | | | 0x00-0x03F: The actual interpretation by the hardware of this value is such that one more than the value programmed here is used. |
| | | | | ${\tt BRP}$ defines the number of CAN clock periods that make up 1 bit time quanta, so the reset value is 2 bit time quanta (1+1). |
| | | | | The CANBRPE register can be used to further divide the bit time. |

Register 5: CAN Interrupt (CANINT), offset 0x010


This register indicates the source of the interrupt.

If several interrupts are pending, the CAN Interrupt (CANINT) register points to the pending interrupt with the highest priority, disregarding the order in which the interrupts occurred. An interrupt remains pending until the CPU has cleared it. If the INTID field is not 0x0000 (the default) and the IE bit in the CANCTL register is set, the interrupt is active. The interrupt line remains active until the INTID field is cleared by reading the CANSTS register, or until the IE bit in the CANCTL register is cleared.

Reading the CAN Status (CANSTS) register clears the CAN Interrupt (CANINT) register, if it is pending.

CAN Interrupt (CANINT)

CAN0 base: 0x4004.0000 Offset 0x010 Type RO, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|--------|---|
| 31:16 | reserved | RO | 0x0000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 15:0 | INTID | RO | 0x0000 | Interrupt Identifier |

The number in this field indicates the source of the interrupt.

Description Value 0x0000 No interrupt pending 0x0001-0x0020 Number of the message object that caused the interrupt 0x0021-0x7FFF Unused 0x8000 Status Interrupt

Unused

0x8001-0xFFFF


Register 6: CAN Test (CANTST), offset 0x014

This register is used for self-test and external pin access. It is write-enabled by setting the TEST bit in the CANCTL register. Different test functions may be combined, however, CAN transfers are affected if the TX bits in this register are not zero.

CAN Test (CANTST)

CAN0 base: 0x4004.0000

Offset 0x014
Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description | Description | | | | |
|-----------|----------|------|-----------|-------------|---|--|--|--|--|
| 31:8 | reserved | RO | 0x0000.00 | compatib | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. | | | | |
| 7 | RX | RO | 0 | Receive (| Observation | | | | |
| | | | | Value | Description | | | | |
| | | | | 0 | The CANNRX pin is low. | | | | |
| | | | | 1 | The Cannrx pin is high. | | | | |
| 6:5 | TX | R/W | 0x0 | Transmit | Control | | | | |
| | | | | Overrides | s control of the CANnTx pin. | | | | |
| | | | | Value | Description | | | | |
| | | | | 0x0 | \mathtt{CANnTx} is controlled by the CAN module; default operation | | | | |
| | | | | 0x1 | The sample point is driven on the ${\tt CANnTx}$ signal. This mode is useful to monitor bit timing. | | | | |
| | | | | 0x2 | CANnTx drives a low value. This mode is useful for checking the physical layer of the CAN bus. | | | | |
| | | | | 0x3 | ${\tt CANnTx}$ drives a high value. This mode is useful for checking the physical layer of the CAN bus. | | | | |
| 4 | LBACK | R/W | 0 | Loopback | k Mode | | | | |
| | | | | Value | Description | | | | |
| | | | | 0 | Loopback mode is disabled. | | | | |
| | | | | 1 | Loopback mode is enabled. In loopback mode, the data | | | | |

from the transmitter is routed into the receiver. Any data

on the receive input is ignored.

| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 3 | SILENT | R/W | 0 | Silent Mode |
| | | | | Value Description 0 Silent mode is disabled. |
| | | | | Silent mode is enabled. In silent mode, the CAN controller does not transmit data but instead monitors the bus. This mode is also known as Bus Monitor mode. |
| 2 | BASIC | R/W | 0 | Basic Mode |
| | | | | Value Description |
| | | | | 0 Basic mode is disabled. |
| | | | | Basic mode is enabled. In basic mode, software should use the CANIF1 registers as the transmit buffer and use the CANIF2 registers as the receive buffer. |
| 1:0 | reserved | RO | 0x0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |


Register 7: CAN Baud Rate Prescaler Extension (CANBRPE), offset 0x018

This register is used to further divide the bit time set with the BRP bit in the CANBIT register. It is write-enabled by setting the CCE bit in the **CANCTL** register.

CAN Baud Rate Prescaler Extension (CANBRPE)

CAN0 base: 0x4004.0000

Offset 0x018 Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|------------|---|
| 31:4 | reserved | RO | 0x0000.000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 3:0 | BRPE | R/W | 0x0 | Baud Rate Prescaler Extension |

0x00-0x0F: Extend the BRP bit in the CANBIT register to values up to 1023. The actual interpretation by the hardware is one more than the value programmed by BRPE (MSBs) and BRP (LSBs).

Register 8: CAN IF1 Command Request (CANIF1CRQ), offset 0x020 Register 9: CAN IF2 Command Request (CANIF2CRQ), offset 0x080

A message transfer is started as soon as there is a write of the message object number to the MNUM field when the TXRQST bit in the **CANIF1MCTL** register is set. With this write operation, the BUSY bit is automatically set to indicate that a transfer between the CAN Interface Registers and the internal message RAM is in progress. After a wait time of 3 to 6 CAN_CLK periods, the transfer between the interface register and the message RAM completes, which then clears the BUSY bit.

CAN IF1 Command Request (CANIF1CRQ)

CAN0 base: 0x4004.0000 Offset 0x020

| Offset 0x020 | | | | | | | | | |
|--------------|------------------|---|--|--|--|--|--|--|--|
| Type R/W, | reset 0x0000.000 | 1 | | | | | | | |

| 1 | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|---------------|----------------|---------|---------|---------|-----------|----------|---|---|----------|----------|---------------------|------------|-----------|-------------|------------|----------|
| | ' | | • | • | ' | ' | | rese | erved | • | ' | • | | , | ' | ' |
| Type Reset | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 |
| reset | 15 | | | | 11 | 10 | 9 | 8 | 7 | | 5 | | 3 | 2 | | 0 |
| | | 14 | 13 | 12 | <u>''</u> | 1 | 1 1 | • | | 6 | , | 1 | 1 | I IUM | 1 I | |
| _ | BUSY | | | | | reserved | | | | | | D44/ | | | D.44 | |
| Type Reset | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 1 |
| | | | | | | | | | | | | | | | | |
| E | Bit/Field | | Nan | ne | Ту | ре | Reset | Des | cription | | | | | | | |
| | 31:16 | | rocor | hav | D | .0 | 0x0000 | Soft | ware ch | ould not | rely on t | ha valua | of a rec | arvad hit | To prov | vide. |
| | 31:16 reserved | | 11 | .0 | 0.0000 | | Software should not rely on the value of a reserved bit. To put compatibility with future products, the value of a reserved bit | | | | | | | | | |
| | | | | | | | | pres | served a | cross a | read-mo | dify-write | operation | on. | | |
| | 15 | | BUS | SY | R | 0 | 0 | Bus | y Flag | | | | | | | |
| | | | | | | | | Val | | Descr | intion | | | | | |
| | | | | | | | | 0 | ue | | it is clea | rad wha | n read/w | rita actio | n hae fir | nichad |
| | | | | | | | | 1 | | | oit is set v | | | | | |
| | | | | | | | | ' | | | er in this | | | 115 10 1116 | illessa | ge |
| | | | | | | | | | | | | | | | | |
| | 14:6 | | reser | ved | R | 0 | 0x00 | | | | rely on t | | | | | |
| | | | | | | | | compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. | | | | | | | nould be | |
| | | | | | | | | · | | | 1000 1110 | any wine | oporan | J. 1. | | |
| | 5:0 | | MNU | JM | R/ | W | 0x01 | Message Number | | | | | | | | |
| | | | | | | | | | | | 2 messa ge objec | • , | | U | | or data |
| | | | | | | | | | | | | | imboroa | | 02. | |
| | | | | | | | | Val | | | Descript | | | | | |
| | | | | | | | | 0x0 | 00 | | 0 is not a as 0x20, | | | number; | it is inte | rpreted |
| | | | | | | | | 0x0 | 1-0x20 | | Indicates | s specifie | ed messa | age obje | ct 1 to 3 | 2. |
| | | | | | | | | 0x2 | 21-0x3F | | Not a va | lid mess | age num | ber; valu | ues are s | shifted |

and it is interpreted as 0x01-0x1F.

Register 10: CAN IF1 Command Mask (CANIF1CMSK), offset 0x024 Register 11: CAN IF2 Command Mask (CANIF2CMSK), offset 0x084

Reading the Command Mask registers provides status for various functions. Writing to the Command Mask registers specifies the transfer direction and selects which buffer registers are the source or target of the data transfer.

Note that when a read from the message object buffer occurs when the WRNRD bit is clear and the CLRINTPND and/or NEWDAT bits are set, the interrupt pending and/or new data flags in the message object buffer are cleared.

CAN IF1 Command Mask (CANIF1CMSK)

CAN0 base: 0x4004.0000

Offset 0x024

Type R/W, reset 0x0000.0000

| _ | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|---------------|---------------------|---------|---------|---------|-------------|---------|-----------|---------|----------|--|-----------|-------------|-----------|--------------------|------------|----------|
| | ' | | • | | ' | | 1 1 | rese | rved | 1 | 1 | ' | | | | • |
| Type Reset | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 |
| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | reserved | | | | | | | | WRNR | MASK | ARB | CONTROL | CLRINTPND | NEWDAT / TXRQST | DATAA | DATAB |
| Type Reset | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 |
| Reset | U | U | U | U | U | U | U | U | U | U | U | U | U | U | U | U |
| В | Bit/Field Name Type | | Reset | Des | Description | | | | | | | | | | | |
| | 31:8 | | reserv | /ed | R | 0 | 0x0000.00 | com | patibili | hould not ty with fut across a r | ure prod | ducts, the | value of | a reserv | • | |
| | 7 | | WRN | RD | R/ | W | 0 | Write | e, Not | Read | | | | | | |
| | | | | | | | | Valu | ıe | Description | n | | | | | |
| | | | | | | | | 0 | | Transfer t message Comman | object s | specified I | by the MN | тим field | | |
| | | | | | | | | 1 | | Transfer t the the MN CANIFn re | TUM field | d in the C | | | | |
| | | | | | | | | Note | t | nterrupt pouffer can when the | be clea | red by rea | ading fro | m the bu | iffer (WR1 | |
| | 6 | | MAS | SK | R/ | W | 0 | Acce | ess Ma | sk Bits | | | | | | |
| | | | | | | | | Valu | ıe | Desc | ription | | | | | |
| | | | | | | | | 0 | | Mask | bits un | nchanged | - | | | |
| | | | | | | | | 1 | | | | MASK + DI | | □ of the | message | e object |

| Bit/Field | Name | Туре | Reset | Description | |
|-----------|-----------------|------|-------|---------------|---|
| 5 | ARB | R/W | 0 | Access Arbi | itration Bits |
| | | | | Value | Description |
| | | | | 0 | Arbitration bits unchanged. |
| | | | | 1 | Transfer ID + DIR + XTD + MSGVAL of the message object into the Interface registers. |
| 4 | CONTROL | R/W | 0 | Access Con | ntrol Bits |
| | | | | Value | Description |
| | | | | 0 | Control bits unchanged. |
| | | | | 1 | Transfer control bits from the CANIFnMCTL register into the Interface registers. |
| 3 | CLRINTPND | R/W | 0 | Clear Interru | upt Pending Bit |
| | | | | The function | n of this bit depends on the configuration of the WRNRD bit. |
| | | | | Value De | scription |
| | | | | | IRNRD is clear, the interrupt pending status is transferred m the message buffer into the CANIFNMCTL register. |
| | | | | | IRNRD is set, the INTPND bit in the message object remains changed. |
| | | | | me to t | RENRED is clear, the interrupt pending status is cleared in the essage buffer. Note the value of this bit that is transferred the CANIFNMCTL register always reflects the status of the selection before clearing. |
| | | | | | TRNRD is set, the INTPND bit is cleared in the message ect. |
| 2 | NEWDAT / TXRQST | R/W | 0 | NEWDAT / | TXRQST Bit |
| | | | | The function | n of this bit depends on the configuration of the WRNRD bit. |
| | | | | Value Des | scription |
| | | | | 0 If w | RNRD is clear, the value of the new data status is transferred |

0 If WRNRD is clear, the value of the new data status is transferred from the message buffer into the CANIFnMCTL register.

If WRNRD is set, a transmission is not requested.

If WRNRD is clear, the new data status is cleared in the message buffer. Note the value of this bit that is transferred to the CANIFnMCTL register always reflects the status of the bits before clearing.

If wrnrd is set, a transmission is requested. Note that when this bit is set, the ${\tt TXRQST}$ bit in the <code>CANIFnMCTL</code> register is ignored.

| Bit/Field | Name | Туре | Reset | Description | | | | |
|-----------|-------|------|-------|-------------------------|--|--|--|--|
| 1 | DATAA | R/W | 0 | Access Data Byte 0 to 3 | | | | |
| | | | | The functio | on of this bit depends on the configuration of the \mathtt{WRNRD} bit. | | | |
| | | | | Value | Description | | | |
| | | | | 0 | Data bytes 0-3 are unchanged. | | | |
| | | | | 1 | If WRNRD is clear, transfer data bytes 0-3 in CANIFnDA1 and CANIFnDA2 to the message object. | | | |
| | | | | | If wrnrd is set, transfer data bytes 0-3 in message object to ${\bf CANIFnDA1}$ and ${\bf CANIFnDA2}.$ | | | |
| 0 | DATAB | R/W | 0 | Access Dat | ta Byte 4 to 7 | | | |
| | | | | The functio as follows: | on of this bit depends on the configuration of the WRNRD bit | | | |
| | | | | Value | Description | | | |
| | | | | 0 | Data bytes 4-7 are unchanged. | | | |
| | | | | 1 | If WRNRD is clear, transfer data bytes 4-7 in CANIFnDA1 and CANIFnDA2 to the message object. | | | |
| | | | | | If WRNRD is set, transfer data bytes 4-7 in message object to CANIFnDA1 and CANIFnDA2. | | | |


Register 12: CAN IF1 Mask 1 (CANIF1MSK1), offset 0x028 Register 13: CAN IF2 Mask 1 (CANIF2MSK1), offset 0x088

The mask information provided in this register accompanies the data (CANIFnDAn), arbitration information (CANIFnARBn), and control information (CANIFnMCTL) to the message object in the message RAM. The mask is used with the ID bit in the CANIFnARBn register for acceptance filtering. Additional mask information is contained in the CANIFnMSK2 register.

CAN IF1 Mask 1 (CANIF1MSK1)

CAN0 base: 0x4004.0000 Offset 0x028

Type R/W, reset 0x0000.FFFF



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|--------|---|
| 31:16 | reserved | RO | 0x0000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 15:0 | MSK | R/W | 0xFFFF | Identifier Mask |

When using a 29-bit identifier, these bits are used for bits [15:0] of the ID. The ${\tt MSK}$ field in the **CANIFnMSK2** register are used for bits [28:16] of the ID. When using an 11-bit identifier, these bits are ignored.

| Value | Description |
|-------|---|
| 0 | The corresponding identifier field (${\tt ID}$) in the message object cannot inhibit the match in acceptance filtering. |
| 1 | The corresponding identifier field (ID) is used for acceptance filtering. |

Register 14: CAN IF1 Mask 2 (CANIF1MSK2), offset 0x02C Register 15: CAN IF2 Mask 2 (CANIF2MSK2), offset 0x08C

This register holds extended mask information that accompanies the **CANIFnMSK1** register.

CAN IF1 Mask 2 (CANIF1MSK2)

CAN0 base: 0x4004.0000 Offset 0x02C Type R/W, reset 0x0000.FFFF

13

| туре | R/W, res | et uxuuuu |).FFFF | | | | | | | | | | | | | |
|---------------|-----------|-----------|----------|------------|----------|-----------------|-------------------------|----------|--|-------------------|----------|--------------------------|------------|-----------|----------|----------|
| _ | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| | | | | | | | | rese | erved | • | | • | | | • | 1 |
| Type Reset | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 |
| Reset | | | | | | | | | | | | | | | U | |
| Г | 15 | 14 | 13 | 12 | 11 I | 10 1 | 9 | 8 | 7 1 | 6 I | 5 | 4 I | 3 | 2 1 | 1 | 0 |
| | MXTD | MDIR | reserved | | 1 | | | | | MSK | | | ı | | | |
| Type Reset | R/W 1 | R/W 1 | RO 1 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 1 | R/W 1 | R/W 1 | R/W 1 | R/W 1 | R/W 1 | R/W 1 | R/W 1 |
| В | sit/Field | | Nam | ne | Ту | ре | Reset | Des | Description | | | | | | | |
| | 31:16 | | reserv | /ed | R | compatibility v | | | hould not rely on the value of a reserved bit. To provide by with future products, the value of a reserved bit should be across a read-modify-write operation. | | | | | | | |
| | 15 | | MXT | IXTD R/W 1 | | Mas | ask Extended Identifier | | | | | | | | | |
| | | | | | | | | Val | ue | Descrip | tion | | | | | |
| | | | | | | | | 0 | | | | dentifier b effect or | • | | | |
| | | | | | | | | 1 | | The ext filtering | | dentifier t | oit XTD is | s used fo | r accept | ance |
| | 14 | | MDI | R | R/ | W | 1 | Mas | sk Messa | age Direc | ction | | | | | |
| | | | | | | | | Val | ue | Descrip | tion | | | | | |
| | | | | | | | | 0 | | | • | irection befrect for | • | | | RB2 |
| | | | | | | | | 1 | | The me | | irection t | oit dir is | s used fo | r accept | ance |
| | | | | | | | | | | | | | | | | |

RO

1

reserved

Software should not rely on the value of a reserved bit. To provide

preserved across a read-modify-write operation.

compatibility with future products, the value of a reserved bit should be

Name

Type

Reset

Bit/Field

| | | • • | | • | |
|------|-----|-----|------|---------------|---|
| 12:0 | MSK | R/W | 0xFF | Identifier Ma | ask |
| | | | | ID. The MSK | |
| | | | | value | Description |
| | | | | 0 | The corresponding identifier field (${\tt ID}$) in the message object cannot inhibit the match in acceptance filtering. |
| | | | | 1 | The corresponding identifier field (${\tt ID}$) is used for acceptance filtering. |
| | | | | | |

Description


Register 16: CAN IF1 Arbitration 1 (CANIF1ARB1), offset 0x030 Register 17: CAN IF2 Arbitration 1 (CANIF2ARB1), offset 0x090

These registers hold the identifiers for acceptance filtering.

CAN IF1 Arbitration 1 (CANIF1ARB1)

CAN0 base: 0x4004.0000

Offset 0x030 Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|--------|---|
| 31:16 | reserved | RO | 0x0000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 15:0 | ID | R/W | 0x0000 | Message Identifier |

This bit field is used with the ID field in the CANIFnARB2 register to create the message identifier.

When using a 29-bit identifier, bits 15:0 of the CANIFnARB1 register are [15:0] of the ID, while bits 12:0 of the CANIFnARB2 register are [28:16] of the ID.

When using an 11-bit identifier, these bits are not used.

Register 18: CAN IF1 Arbitration 2 (CANIF1ARB2), offset 0x034 Register 19: CAN IF2 Arbitration 2 (CANIF2ARB2), offset 0x094

These registers hold information for acceptance filtering.


CAN IF1 Arbitration 2 (CANIF1ARB2)

MSGVAL

CAN0 base: 0x4004.0000

Offset 0x034

15



Message Valid

Value Description

The message object is ignored by the message handler.

The message object is configured and ready to be considered by the message handler within the CAN controller.

All unused message objects should have this bit cleared during initialization and before clearing the INIT bit in the **CANCTL** register. The MSGVAL bit must also be cleared before any of the following bits are modified or if the message object is no longer required: the ID fields in the **CANIFNARBn** registers, the XTD and DIR bits in the **CANIFNARB2** register, or the DLC field in the **CANIFNMCTL** register.

14 XTD R/W 0 Extended Identifier

R/W

0

An 11-bit Standard Identifier is used for this message object.
 A 29-bit Extended Identifier is used for this message object.

Description

Value

| Bit/Field | Name | Туре | Reset | Description |
|-----------|------|------|-------|---|
| 13 | DIR | R/W | 0 | Message Direction |
| | | | | Value Description |
| | | | | Receive. When the TXRQST bit in the CANIFnMCTL register is set, a remote frame with the identifier of this message object is received. On reception of a data frame with matching identifier, that message is stored in this message object. |
| | | | | Transmit. When the TXRQST bit in the CANIFNMCTL register is set, the respective message object is transmitted as a data frame. On reception of a remote frame with matching identifier, the TXRQST bit of this message object is set (if RMTEN=1). |
| 12:0 | ID | R/W | 0x000 | Message Identifier |
| | | | | This bit field is used with the ID field in the CANIFnARB2 register to create the message identifier. |
| | | | | When using a 29-bit identifier, $ID[15:0]$ of the CANIFnARB1 register are [15:0] of the ID, while these bits, $ID[12:0]$, are [28:16] of the ID. |
| | | | | When using an 11-bit identifier, ${\tt ID[12:2]}$ are used for bits [10:0] of the ID. The ${\tt ID}$ field in the CANIFnARB1 register is ignored. |

Register 20: CAN IF1 Message Control (CANIF1MCTL), offset 0x038 Register 21: CAN IF2 Message Control (CANIF2MCTL), offset 0x098

This register holds the control information associated with the message object to be sent to the Message RAM.

CAN IF1 Message Control (CANIF1MCTL)

CAN0 base: 0x4004.0000

Offset 0x038

| Туре | R/W, res | et 0x0000 | 0.0000 | | | | | | | | | | | | | |
|---------------|----------------|-----------|----------|----------|----------|---|----------|----------|----------|-----------------------------|-----------|------------|------------|------------|-------------|----------|
| | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| | | 1 | 1 | ' ' | | | 1 | rese | rved | ı | 1 | 1 | | 1 | 1 | ı |
| Type Reset | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 |
| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | NEWDAT | MSGLST | INTPND | UMASK | TXIE | RXIE | RMTEN | TXRQST | EOB | | reserved | 1 | | D | LC | ı |
| Type Reset | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | RO 0 | RO 0 | RO 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 |
| E | Bit/Field | | Nan | ne | Ту | ре | Reset | Des | criptior | า | | | | | | |
| | 31:16 reserved | | R | 0 | 0x0000 | Software should not rely on the value of a reserved bit. To p compatibility with future products, the value of a reserved bit preserved across a read-modify-write operation. | | | | | | • | | | | |
| | 15 | | NEWI | DAT | R/ | W | 0 | New | Data | | | | | | | |
| | | | | | | | | Valu | ıe | Descripti | on | | | | | |
| | | | | | | | | 0 | | No new of message this flag | object b | y the me | ssage ha | | • | |
| | | | | | | | | 1 | | The mes the data | • | | | | en new d | ata into |
| | 14 | | MSGI | _ST | R/ | W | 0 | Mes | sage L | ₋ost | | | | | | |
| | | | | | | | | Valu | ıe | Descrip | otion | | | | | |
| | | | | | | | | 0 | | No mes | sage wa | | nce the la | ast time t | his bit w | as |
| | | | | | | | | 1 | | | essage ha | | | | | |
| | | | | | | | | | | only valid RB2 regis | | | | n the DI | R bit in tl | пе |
| | 13 | | INTP | ND | R/ | W | 0 | Inter | rupt P | ending | | | | | | |
| | | | | | | | | Valu | ıe | Descripti | ion | | | | | |
| | | | | | | | | 0 | | This mes | ssage ob | ject is no | ot the sou | urce of a | n interru | pt. |
| | | | | | | | | 1 | | | ssage ob | • | | | • | |

a higher priority.

message object if there is not another interrupt source with

| Bit/Field | Name | Туре | Reset | Descript | ion | |
|-----------|--------|------|-------|---------------------|--|--|
| 12 | UMASK | R/W | 0 | Use Acceptance Mask | | |
| | | | | Value | Description | |
| | | | | 0 | Mask is ignored. | |
| | | | | 1 | Use mask (MSK, MXTD, and MDIR bits in the CANIFnMSKn registers) for acceptance filtering. | |
| 11 | TXIE | R/W | 0 | Transmi | t Interrupt Enable | |
| | | | | Value | Description | |
| | | | | 0 | The INTPND bit in the CANIFnMCTL register is unchanged after a successful transmission of a frame. | |
| | | | | 1 | The INTPND bit in the CANIFnMCTL register is set after a successful transmission of a frame. | |
| 10 | RXIE | R/W | 0 | Receive | Interrupt Enable | |
| | | | | Value | Description | |
| | | | | 0 | The INTPND bit in the CANIFnMCTL register is unchanged after a successful reception of a frame. | |
| | | | | 1 | The INTPND bit in the CANIFnMCTL register is set after a successful reception of a frame. | |
| 9 | RMTEN | R/W | 0 | Remote | Enable | |
| | | | | Value | Description | |
| | | | | 0 | At the reception of a remote frame, the TXRQST bit in the CANIFnMCTL register is left unchanged. | |
| | | | | 1 | At the reception of a remote frame, the ${\tt TXRQST}$ bit in the ${\tt CANIFnMCTL}$ register is set. | |
| 8 | TXRQST | R/W | 0 | Transmi | t Request | |
| | | | | Value | Description | |
| | | | | 0 | This message object is not waiting for transmission. | |
| | | | | 1 | The transmission of this message object is requested and is not yet done. | |
| | | | | Note: | If the \mathtt{WRNRD} and \mathtt{TXRQST} bits in the <code>CANIFnCMSK</code> register are set, this bit is ignored. | |

| Bit/Field | Name | Туре | Reset | Description | 1 | |
|-----------|----------|------|-------|--|--|--|
| 7 | EOB | R/W | 0 | End of Buffer | | |
| | | | | Value | Description | |
| | | | | 0 | Message object belongs to a FIFO Buffer and is not the last message object of that FIFO Buffer. | |
| | | | | 1 | Single message object or last message object of a FIFO Buffer. | |
| | | | | to build a F | used to concatenate two or more message objects (up to 32) IFO buffer. For a single message object (thus not belonging ouffer), this bit must be set. | |
| 6:4 | reserved | RO | 0x0 | compatibili | hould not rely on the value of a reserved bit. To provide ty with future products, the value of a reserved bit should be across a read-modify-write operation. | |
| 3:0 | DLC | R/W | 0x0 | Data Lengt | th Code | |
| | | | | Value | Description | |
| | | | | 0x0-0x8 | Specifies the number of bytes in the data frame. | |
| | | | | 0x9-0xF | Defaults to a data frame with 8 bytes. | |
| | | | | The DLC field in the CANIFNMCTL register of a message object be defined the same as in all the corresponding objects with the | | |

identifier at other nodes. When the message handler stores a data frame, it writes DLC to the value given by the received message.

Register 22: CAN IF1 Data A1 (CANIF1DA1), offset 0x03C

Register 23: CAN IF1 Data A2 (CANIF1DA2), offset 0x040

Register 24: CAN IF1 Data B1 (CANIF1DB1), offset 0x044

Register 25: CAN IF1 Data B2 (CANIF1DB2), offset 0x048

Register 26: CAN IF2 Data A1 (CANIF2DA1), offset 0x09C

Register 27: CAN IF2 Data A2 (CANIF2DA2), offset 0x0A0

Register 28: CAN IF2 Data B1 (CANIF2DB1), offset 0x0A4

Register 29: CAN IF2 Data B2 (CANIF2DB2), offset 0x0A8

These registers contain the data to be sent or that has been received. In a CAN data frame, data byte 0 is the first byte to be transmitted or received and data byte 7 is the last byte to be transmitted or received. In CAN's serial bit stream, the MSB of each byte is transmitted first.

CAN IF1 Data A1 (CANIF1DA1)

CAN0 base: 0x4004.0000

Offset 0x03C

Type R/W, reset 0x0000.0000

| _ | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|-------|-----|-----|-----|-----|-----|-----|-----|------|------|-----|-----|-----|-----|-----|-----|-----|
| | | | | | | | | rese | rved | | | | | | | |
| Туре | RO | RO | RO | RO | RO | RO | RO | RO | RO |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | | | | i . | | | DA | TA | | | | | | | |
| Type | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|--------|---|
| 31:16 | reserved | RO | 0x0000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 15:0 | DATA | R/W | 0x0000 | Data |

The **CANIFnDA1** registers contain data bytes 1 and 0; **CANIFnDA2** data bytes 3 and 2; **CANIFnDB1** data bytes 5 and 4; and **CANIFnDB2** data bytes 7 and 6.

Register 30: CAN Transmission Request 1 (CANTXRQ1), offset 0x100 Register 31: CAN Transmission Request 2 (CANTXRQ2), offset 0x104


The CANTXRQ1 and CANTXRQ2 registers hold the TXRQST bits of the 32 message objects. By reading out these bits, the CPU can check which message object has a transmission request pending. The TXROST bit of a specific message object can be changed by three sources: (1) the CPU via the CANIFnMCTL register, (2) the message handler state machine after the reception of a remote frame, or (3) the message handler state machine after a successful transmission.

The CANTXRQ1 register contains the TXRQST bits of the first 16 message objects in the message RAM: the **CANTXRQ2** register contains the TXROST bits of the second 16 message objects.

CAN Transmission Request 1 (CANTXRQ1)

CAN0 base: 0x4004.0000

Offset 0x100 Type RO, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|--------|---|
| 31:16 | reserved | RO | 0x0000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 15:0 | TXRQST | RO | 0x0000 | Transmission Request Bits |

| Value | Description |
|-------|--|
| 0 | The corresponding message object is not waiting for transmission. |
| 1 | The transmission of the corresponding message object is requested and is not yet done. |

Register 32: CAN New Data 1 (CANNWDA1), offset 0x120 Register 33: CAN New Data 2 (CANNWDA2), offset 0x124


The **CANNWDA1** and **CANNWDA2** registers hold the NEWDAT bits of the 32 message objects. By reading these bits, the CPU can check which message object has its data portion updated. The NEWDAT bit of a specific message object can be changed by three sources: (1) the CPU via the **CANIFnMCTL** register, (2) the message handler state machine after the reception of a data frame, or (3) the message handler state machine after a successful transmission.

The **CANNWDA1** register contains the NEWDAT bits of the first 16 message objects in the message RAM; the **CANNWDA2** register contains the NEWDAT bits of the second 16 message objects.

CAN New Data 1 (CANNWDA1)

CAN0 base: 0x4004.0000 Offset 0x120

Type RO, reset 0x0000.0000



Value Description

No new data has been written into the data portion of the corresponding message object by the message handler since the last time this flag was cleared by the CPU.

The message handler or the CPU has written new data into

the data portion of the corresponding message object.

Register 34: CAN Message 1 Interrupt Pending (CANMSG1INT), offset 0x140 Register 35: CAN Message 2 Interrupt Pending (CANMSG2INT), offset 0x144

The **CANMSG1INT** and **CANMSG2INT** registers hold the INTPND bits of the 32 message objects. By reading these bits, the CPU can check which message object has an interrupt pending. The INTPND bit of a specific message object can be changed through two sources: (1) the CPU via the **CANIFNMCTL** register, or (2) the message handler state machine after the reception or transmission of a frame.


This field is also encoded in the **CANINT** register.

The **CANMSG1INT** register contains the INTPND bits of the first 16 message objects in the message RAM; the **CANMSG2INT** register contains the INTPND bits of the second 16 message objects.

CAN Message 1 Interrupt Pending (CANMSG1INT)

CAN0 base: 0x4004.0000 Offset 0x140

Type RO, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|--------|---|
| 31:16 | reserved | RO | 0x0000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 15:0 | INTPND | RO | 0x0000 | Interrupt Pending Bits |

| value | Description |
|-------|---|
| 0 | The corresponding message object is not the source of an interrupt. |
| 1 | The corresponding message object is the source of an interrupt. |

Register 36: CAN Message 1 Valid (CANMSG1VAL), offset 0x160 Register 37: CAN Message 2 Valid (CANMSG2VAL), offset 0x164

The **CANMSG1VAL** and **CANMSG2VAL** registers hold the MSGVAL bits of the 32 message objects. By reading these bits, the CPU can check which message object is valid. The message valid bit of a specific message object can be changed with the **CANIFnARB2** register.

The **CANMSG1VAL** register contains the MSGVAL bits of the first 16 message objects in the message RAM; the **CANMSG2VAL** register contains the MSGVAL bits of the second 16 message objects in the message RAM.

CAN Message 1 Valid (CANMSG1VAL)

CAN0 base: 0x4004.0000

Offset 0x160 Type RO, reset 0x0000.0000

| | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|---------------|---------|---------|---------|---------|----------|---------|---------|---------|-----------|---------|---------|---------|---------|---------|---------|---------|
| | | | | | | | | rese | rved I | | | | | | 1 | |
| Type Reset | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 |
| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | • | l | | ! ! ! | | | MSG | SVAL | | | | | | ı | ' |
| Type Reset | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 |
| Neset | U | O | U | U | U | U | U | U | U | U | U | U | U | O | U | O |

| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|--------|---|
| 31:16 | reserved | RO | 0x0000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 15:0 | MSGVAL | RO | 0x0000 | Message Valid Bits |

| Value | Description |
|-------|---|
| 0 | The corresponding message object is not configured and is ignored by the message handler. |
| 1 | The corresponding message object is configured and should be considered by the message handler. |

18 Universal Serial Bus (USB) Controller


The Stellaris® USB controller operates as a full-speed or low-speed function controller during point-to-point communications with USB Host, Device, or OTG functions. The controller complies with the USB 2.0 standard, which includes SUSPEND and RESUME signaling. 32 endpoints including two hard-wired for control transfers (one endpoint for IN and one endpoint for OUT) plus 30 endpoints defined by firmware along with a dynamic sizable FIFO support multiple packet queueing. µDMA access to the FIFO allows minimal interference from system software. Software-controlled connect and disconnect allows flexibility during USB device start-up. The controller complies with OTG standard's session request protocol (SRP) and host negotiation protocol (HNP).

The Stellaris[®] USB module has the following features:

- Complies with USB-IF certification standards
- USB 2.0 full-speed (12 Mbps) and low-speed (1.5 Mbps) operation
- Integrated PHY
- 4 transfer types: Control, Interrupt, Bulk, and Isochronous
- 32 endpoints
 - 1 dedicated control IN endpoint and 1 dedicated control OUT endpoint
 - 15 configurable IN endpoints and 15 configurable OUT endpoints
- 4 KB dedicated endpoint memory: one endpoint may be defined for double-buffered 1023-byte isochronous packet size
- VBUS droop and valid ID detection and interrupt
- Efficient transfers using Micro Direct Memory Access Controller (µDMA)
 - Separate channels for transmit and receive for up to three IN endpoints and three OUT endpoints
 - Channel requests asserted when FIFO contains required amount of data

18.1 Block Diagram

Figure 18-1. USB Module Block Diagram



18.2 Signal Description

Table 18-1 on page 691 lists the external signals of the USB controller and describes the function of each. Some USB controller signals are alternate functions for some GPIO signals and default to be GPIO signals at reset. The column in the table below titled "Pin Mux/Pin Assignment" lists the possible GPIO pin placements for these USB signals. The AFSEL bit in the GPIO Alternate Function Select (GPIOAFSEL) register (page 330) should be set to choose the USB function. The number in parentheses is the encoding that must be programmed into the PMCn field in the GPIO Port Control (GPIOPCTL) register (page 347) to assign the USB signal to the specified GPIO port pin. The USBOVBUS and USBOID signals are configured by clearing the appropriate DEN bit in the GPIO Digital Enable (GPIODEN) register. For more information on configuring GPIOs, see "General-Purpose Input/Outputs (GPIOs)" on page 308. The remaining signals (with the word "fixed" in the Pin Mux/Pin Assignment column) have a fixed pin assignment and function.

Table 18-1. Signals for USB

| Pin Name | Pin Number | Pin Mux / Pin Assignment | Pin Type | Buffer Type ^a | Description |
|----------|----------------|-------------------------------|----------|--------------------------|---|
| USB0DM | 45 | fixed | I/O | Analog | Bidirectional differential data pin (D- per USB specification). |
| USB0DP | 46 | fixed | I/O | Analog | Bidirectional differential data pin (D+ per USB specification). |
| USB0EPEN | 14 25 47 | PC5 (6) PA6 (8) PB2 (8) | 0 | TTL | Optionally used in Host mode to control an external power source to supply power to the USB bus. |
| USB0ID | 41 | PB0 | I | Analog | This signal senses the state of the USB ID signal. The USB PHY enables an integrated pull-up, and an external element (USB connector) indicates the initial state of the USB controller (pulled down is the A side of the cable and pulled up is the B side). |

Table 18-1. Signals for USB (continued)

| Pin Name | Pin Number | Pin Mux / Pin Assignment | Pin Type | Buffer Type ^a | Description |
|-----------|---------------------------|---|----------|--------------------------|--|
| USB0PFLT | 6 15 16 26 27 | PE0 (9) PC6 (7) PC7 (6) PA7 (8) PB3 (8) | I | TTL | Optionally used in Host mode by an external power source to indicate an error state by that power source. |
| USB0RBIAS | 48 | fixed | 0 | Analog | 9.1-k Ω resistor (1% precision) used internally for USB analog circuitry. |
| USB0VBUS | 42 | PB1 | I/O | Analog | This signal is used during the session request protocol. This signal allows the USB PHY to both sense the voltage level of VBUS, and pull up VBUS momentarily during VBUS pulsing. |

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

18.3 Functional Description

Note: A 9.1-k Ω resistor should be connected between the USBORBIAS and ground. The 9.1-k Ω resistor should have a 1% tolerance and should be located in close proximity to the USBORBIAS pin. Power dissipation in the resistor is low, so a chip resistor of any geometry may be used.

The Stellaris® USB controller provides full OTG negotiation by supporting both the session request protocol (SRP) and the host negotiation protocol (HNP). The session request protocol allows devices on the B side of a cable to request the A side device turn on VBUS. The host negotiation protocol is used after the initial session request protocol has powered the bus and provides a method to determine which end of the cable will act as the Host controller. When the device is connected to non-OTG peripherals or devices, the controller can detect which cable end was used and provides a register to indicate if the controller should act as the Host or the Device controller. This indication and the mode of operation are handled automatically by the USB controller. This auto-detection allows the system to use a single A/B connector instead of having both A and B connectors in the system and supports full OTG negotiations with other OTG devices.

In addition, the USB controller provides support for connecting to non-OTG peripherals or Host controllers. The USB controller can be configured to act as either a dedicated Host or Device, in which case, the USB0VBUS and USB0ID signals can be used as GPIOs. However, when the USB controller is acting as a self-powered Device, a GPIO input or analog comparator input must be connected to VBUS and configured to generate an interrupt when the VBUS level drops. This interrupt is used to disable the pullup resistor on the USB0DP signal.

Note: When USB is used in the system, the minimum system frequency is 20 MHz.

18.3.1 Operation as a Device

This section describes the Stellaris[®] USB controller's actions when it is being used as a USB Device. Before the USB controller's operating mode is changed from Device to Host or Host to Device, software must reset the USB controller by setting the USB0 bit in the **Software Reset Control 2** (SRCR2) register (see page 189). IN endpoints, OUT endpoints, entry into and exit from SUSPEND mode, and recognition of Start of Frame (SOF) are all described.

When in Device mode, IN transactions are controlled by an endpoint's transmit interface and use the transmit endpoint registers for the given endpoint. OUT transactions are handled with an endpoint's receive interface and use the receive endpoint registers for the given endpoint.

When configuring the size of the FIFOs for endpoints, take into account the maximum packet size for an endpoint.

- **Bulk**. Bulk endpoints should be the size of the maximum packet (up to 64 bytes) or twice the maximum packet size if double buffering is used (described further in the following section).
- Interrupt. Interrupt endpoints should be the size of the maximum packet (up to 64 bytes) or twice the maximum packet size if double buffering is used.
- Isochronous. Isochronous endpoints are more flexible and can be up to 1023 bytes.
- **Control.** It is also possible to specify a separate control endpoint for a USB Device. However, in most cases the USB Device should use the dedicated control endpoint on the USB controller's endpoint 0.

18.3.1.1 Endpoints

When operating as a Device, the USB controller provides two dedicated control endpoints (IN and OUT) and 30 configurable endpoints (15 IN and 15 OUT) that can be used for communications with a Host controller. The endpoint number and direction associated with an endpoint is directly related to its register designation. For example, when the Host is transmitting to endpoint 1, all configuration and data is in the endpoint 1 transmit register interface.

Endpoint 0 is a dedicated control endpoint used for all control transactions to endpoint 0 during enumeration or when any other control requests are made to endpoint 0. Endpoint 0 uses the first 64 bytes of the USB controller's FIFO RAM as a shared memory for both IN and OUT transactions.

The remaining 30 endpoints can be configured as control, bulk, interrupt, or isochronous endpoints. They should be treated as 15 configurable IN and 15 configurable OUT endpoints. The endpoint pairs are not required to have the same type for their IN and OUT endpoint configuration. For example, the OUT portion of an endpoint pair could be a bulk endpoint, while the IN portion of that endpoint pair could be an interrupt endpoint. The address and size of the FIFOs attached to each endpoint can be modified to fit the application's needs.

18.3.1.2 IN Transactions as a Device

When operating as a USB Device, data for IN transactions is handled through the FIFOs attached to the transmit endpoints. The sizes of the FIFOs for the 15 configurable IN endpoints are determined by the **USB Transmit FIFO Start Address (USBTXFIFOADD)** register. The maximum size of a data packet that may be placed in a transmit endpoint's FIFO for transmission is programmable and is determined by the value written to the **USB Maximum Transmit Data Endpoint n (USBTXMAXPn)** register for that endpoint. The endpoint's FIFO can also be configured to use double-packet or single-packet buffering. When double-packet buffering is enabled, two data packets can be buffered in the FIFO, which also requires that the FIFO is at least two packets in size. When double-packet buffering is disabled, only one packet can be buffered, even if the packet size is less than half the FIFO size.

Note: The maximum packet size set for any endpoint must not exceed the FIFO size. The **USBTXMAXPn** register should not be written to while data is in the FIFO as unexpected results may occur.

Single-Packet Buffering

If the size of the transmit endpoint's FIFO is less than twice the maximum packet size for this endpoint (as set in the **USB Transmit Dynamic FIFO Sizing (USBTXFIFOSZ)** register), only one packet can be buffered in the FIFO and single-packet buffering is required. When each packet is completely

loaded into the transmit FIFO, the TXRDY bit in the USB Transmit Control and Status Endpoint n Low (USBTXCSRLn) register must be set. If the AUTOSET bit in the USB Transmit Control and Status Endpoint n High (USBTXCSRHn) register is set, the TXRDY bit is automatically set when a maximum-sized packet is loaded into the FIFO. For packet sizes less than the maximum, the TXRDY bit must be set manually. When the TXRDY bit is set, either manually or automatically, the packet is ready to be sent. When the packet has been successfully sent, both TXRDY and FIFONE are cleared, and the appropriate transmit endpoint interrupt signaled. At this point, the next packet can be loaded into the FIFO.

Double-Packet Buffering

If the size of the transmit endpoint's FIFO is at least twice the maximum packet size for this endpoint, two packets can be buffered in the FIFO and double-packet buffering is allowed. As each packet is loaded into the transmit FIFO, the TXRDY bit in the USBTXCSRLn register must be set. If the AUTOSET bit in the USBTXCSRHn register is set, the TXRDY bit is automatically set when a maximum-sized packet is loaded into the FIFO. For packet sizes less than the maximum, TXRDY must be set manually. When the TXRDY bit is set, either manually or automatically, the packet is ready to be sent. After the first packet is loaded, TXRDY is immediately cleared and an interrupt is generated. A second packet can now be loaded into the transmit FIFO and TXRDY set again (either manually or automatically if the packet is the maximum size). At this point, both packets are ready to be sent. After each packet has been successfully sent, TXRDY is automatically cleared and the appropriate transmit endpoint interrupt signaled to indicate that another packet can now be loaded into the transmit FIFO. The state of the FIFONE bit in the USBTXCSRLn register at this point indicates how many packets may be loaded. If the FIFONE bit is set, then another packet is in the FIFO and only one more packet can be loaded. If the FIFONE bit is clear, then no packets are in the FIFO and two more packets can be loaded.

Note: Double-packet buffering is disabled if an endpoint's corresponding EPn bit is set in the USB Transmit Double Packet Buffer Disable (USBTXDPKTBUFDIS) register. This bit is set by default, so it must be cleared to enable double-packet buffering.

18.3.1.3 OUT Transactions as a Device

When in Device mode, OUT transactions are handled through the USB controller receive FIFOs. The sizes of the receive FIFOs for the 15 configurable OUT endpoints are determined by the USB Receive FIFO Start Address (USBRXFIFOADD) register. The maximum amount of data received by an endpoint in any packet is determined by the value written to the USB Maximum Receive Data Endpoint n (USBRXMAXPn) register for that endpoint. When double-packet buffering is enabled, two data packets can be buffered in the FIFO. When double-packet buffering is disabled, only one packet can be buffered even if the packet is less than half the FIFO size.

Note: In all cases, the maximum packet size must not exceed the FIFO size.

Single-Packet Buffering

If the size of the receive endpoint FIFO is less than twice the maximum packet size for an endpoint, only one data packet can be buffered in the FIFO and single-packet buffering is required. When a packet is received and placed in the receive FIFO, the RXRDY and FULL bits in the **USB Receive Control and Status Endpoint n Low (USBRXCSRLn)** register are set and the appropriate receive endpoint is signaled, indicating that a packet can now be unloaded from the FIFO. After the packet has been unloaded, the RXRDY bit must be cleared in order to allow further packets to be received. This action also generates the acknowledge signaling to the Host controller. If the AUTOCL bit in the **USB Receive Control and Status Endpoint n High (USBRXCSRHn)** register is set and a maximum-sized packet is unloaded from the FIFO, the RXRDY and FULL bits are cleared automatically. For packet sizes less than the maximum, RXRDY must be cleared manually.

Double-Packet Buffering

If the size of the receive endpoint FIFO is at least twice the maximum packet size for the endpoint, two data packets can be buffered and double-packet buffering can be used. When the first packet is received and loaded into the receive FIFO, the RXRDY bit in the **USBRXCSRLn** register is set and the appropriate receive endpoint interrupt is signaled to indicate that a packet can now be unloaded from the FIFO.

Note: The FULL bit in **USBRXCSRLn** is not set when the first packet is received. It is only set if a second packet is received and loaded into the receive FIFO.

After each packet has been unloaded, the RXRDY bit must be cleared to allow further packets to be received. If the AUTOCL bit in the **USBRXCSRHn** register is set and a maximum-sized packet is unloaded from the FIFO, the RXRDY bit is cleared automatically. For packet sizes less than the maximum, RXRDY must be cleared manually. If the FULL bit is set when RXRDY is cleared, the USB controller first clears the FULL bit, then sets RXRDY again to indicate that there is another packet waiting in the FIFO to be unloaded.

Note: Double-packet buffering is disabled if an endpoint's corresponding EPn bit is set in the USB Receive Double Packet Buffer Disable (USBRXDPKTBUFDIS) register. This bit is set by default, so it must be cleared to enable double-packet buffering.

18.3.1.4 Scheduling

The Device has no control over the scheduling of transactions as scheduling is determined by the Host controller. The Stellaris® USB controller can set up a transaction at any time. The USB controller waits for the request from the Host controller and generates an interrupt when the transaction is complete or if it was terminated due to some error. If the Host controller makes a request and the Device controller is not ready, the USB controller sends a busy response (NAK) to all requests until it is ready.

18.3.1.5 Additional Actions

The USB controller responds automatically to certain conditions on the USB bus or actions by the Host controller such as when the USB controller automatically stalls a control transfer or unexpected zero length OUT data packets.

Stalled Control Transfer

The USB controller automatically issues a STALL handshake to a control transfer under the following conditions:

- 1. The Host sends more data during an OUT data phase of a control transfer than was specified in the Device request during the SETUP phase. This condition is detected by the USB controller when the Host sends an OUT token (instead of an IN token) after the last OUT packet has been unloaded and the DATAEND bit in the USB Control and Status Endpoint 0 Low (USBCSRL0) register has been set.
- 2. The Host requests more data during an IN data phase of a control transfer than was specified in the Device request during the SETUP phase. This condition is detected by the USB controller when the Host sends an IN token (instead of an OUT token) after the CPU has cleared TXRDY and set DATAEND in response to the ACK issued by the Host to what should have been the last packet.
- 3. The Host sends more than **USBRXMAXPn** bytes of data with an OUT data token.
- **4.** The Host sends more than a zero length data packet for the OUT STATUS phase.

Zero Length OUT Data Packets

A zero-length OUT data packet is used to indicate the end of a control transfer. In normal operation, such packets should only be received after the entire length of the Device request has been transferred.

However, if the Host sends a zero-length OUT data packet before the entire length of Device request has been transferred, it is signaling the premature end of the transfer. In this case, the USB controller automatically flushes any IN token ready for the data phase from the FIFO and sets the DATAEND bit in the **USBCSRL0** register.

Setting the Device Address

When a Host is attempting to enumerate the USB Device, it requests that the Device change its address from zero to some other value. The address is changed by writing the value that the Host requested to the USB Device Functional Address (USBFADDR) register. However, care should be taken when writing to USBFADDR to avoid changing the address before the transaction is complete. This register should only be set after the SET_ADDRESS command is complete. Like all control transactions, the transaction is only complete after the Device has left the STATUS phase. In the case of a SET_ADDRESS command, the transaction is completed by responding to the IN request from the Host with a zero-byte packet. Once the Device has responded to the IN request, the USBFADDR register should be programmed to the new value as soon as possible to avoid missing any new commands sent to the new address.

Note: If the **USBFADDR** register is set to the new value as soon as the Device receives the OUT transaction with the SET_ADDRESS command in the packet, it changes the address during the control transfer. In this case, the Device does not receive the IN request that allows the USB transaction to exit the STATUS phase of the control transfer because it is sent to the old address. As a result, the Host does not get a response to the IN request, and the Host fails to enumerate the Device.

18.3.1.6 Device Mode SUSPEND

When no activity has occurred on the USB bus for 3 ms, the USB controller automatically enters SUSPEND mode. If the SUSPEND interrupt has been enabled in the **USB Interrupt Enable (USBIE)** register, an interrupt is generated at this time. When in SUSPEND mode, the PHY also goes into SUSPEND mode. When RESUME signaling is detected, the USB controller exits SUSPEND mode and takes the PHY out of SUSPEND. If the RESUME interrupt is enabled, an interrupt is generated. The USB controller can also be forced to exit SUSPEND mode by setting the RESUME bit in the **USB Power (USBPOWER)** register. When this bit is set, the USB controller exits SUSPEND mode and drives RESUME signaling onto the bus. The RESUME bit must be cleared after 10 ms (a maximum of 15 ms) to end RESUME signaling.

To meet USB power requirements, the controller can be put into Deep Sleep mode which keeps the controller in a static state. The USB controller is not able to Hibernate because all the internal states are lost as a result.

18.3.1.7 Start-of-Frame

When the USB controller is operating in Device mode, it receives a Start-Of-Frame (SOF) packet from the Host once every millisecond. When the SOF packet is received, the 11-bit frame number contained in the packet is written into the **USB Frame Value (USBFRAME)** register, and an SOF interrupt is also signaled and can be handled by the application. Once the USB controller has started to receive SOF packets, it expects one every millisecond. If no SOF packet is received after 1.00358 ms, the packet is assumed to have been lost, and the **USBFRAME** register is not updated. The

USB controller continues and resynchronizes these pulses to the received SOF packets when these packets are successfully received again.

18.3.1.8 USB RESET

When the USB controller is in Device mode and a RESET condition is detected on the USB bus, the USB controller automatically performs the following actions:

- Clears the **USBFADDR** register.
- Clears the USB Endpoint Index (USBEPIDX) register.
- Flushes all endpoint FIFOs.
- Clears all control/status registers.
- Enables all endpoint interrupts.
- Generates a RESET interrupt.

When the application software driving the USB controller receives a RESET interrupt, any open pipes are closed and the USB controller waits for bus enumeration to begin.

18.3.1.9 Connect/Disconnect

The USB controller connection to the USB bus is handled by software. The USB PHY can be switched between normal mode and non-driving mode by setting or clearing the SOFTCONN bit of the USBPOWER register. When the SOFTCONN bit is set, the PHY is placed in its normal mode, and the USBODP/USBODM lines of the USB bus are enabled. At the same time, the USB controller is placed into a state, in which it does not respond to any USB signaling except a USB RESET.

When the SOFTCONN bit is cleared, the PHY is put into non-driving mode, USBODP and USBODM are tristated, and the USB controller appears to other devices on the USB bus as if it has been disconnected. The non-driving mode is the default so the USB controller appears disconnected until the SOFTCONN bit has been set. The application software can then choose when to set the PHY into its normal mode. Systems with a lengthy initialization procedure may use this to ensure that initialization is complete, and the system is ready to perform enumeration before connecting to the USB bus. Once the SOFTCONN bit has been set, the USB controller can be disconnected by clearing this bit.

Note: The USB controller does not generate an interrupt when the Device is connected to the Host. However, an interrupt is generated when the Host terminates a session.

18.3.2 Operation as a Host

When the Stellaris[®] USB controller is operating in Host mode, it can either be used for point-to-point communications with another USB device or, when attached to a hub, for communication with multiple devices. Before the USB controller's operating mode is changed from Host to Device or Device to Host, software must reset the USB controller by setting the USB0 bit in the **Software Reset Control 2 (SRCR2)** register (see page 189). Full-speed and low-speed USB devices are supported, both for point-to-point communication and for operation through a hub. The USB controller automatically carries out the necessary transaction translation needed to allow a low-speed or full-speed device to be used with a USB 2.0 hub. Control, bulk, isochronous, and interrupt transactions are supported. This section describes the USB controller's actions when it is being used as a USB Host. Configuration of IN endpoints, OUT endpoints, entry into and exit from SUSPEND mode, and RESET are all described.

When in Host mode, IN transactions are controlled by an endpoint's receive interface. All IN transactions use the receive endpoint registers and all OUT endpoints use the transmit endpoint registers for a given endpoint. As in Device mode, the FIFOs for endpoints should take into account the maximum packet size for an endpoint.

- **Bulk.** Bulk endpoints should be the size of the maximum packet (up to 64 bytes) or twice the maximum packet size if double buffering is used (described further in the following section).
- Interrupt. Interrupt endpoints should be the size of the maximum packet (up to 64 bytes) or twice the maximum packet size if double buffering is used.
- Isochronous. Isochronous endpoints are more flexible and can be up to 1023 bytes.
- **Control.** It is also possible to specify a separate control endpoint to communicate with a Device. However, in most cases the USB controller should use the dedicated control endpoint to communicate with a Device's endpoint 0.

18.3.2.1 Endpoints

The endpoint registers are used to control the USB endpoint interfaces which communicate with Device(s) that are connected. The endpoints consist of a dedicated control IN endpoint, a dedicated control OUT endpoint, 15 configurable OUT endpoints, and 15 configurable IN endpoints.

The dedicated control interface can only be used for control transactions to endpoint 0 of Devices. These control transactions are used during enumeration or other control functions that communicate using endpoint 0 of Devices. This control endpoint shares the first 64 bytes of the USB controller's FIFO RAM for IN and OUT transactions. The remaining IN and OUT interfaces can be configured to communicate with control, bulk, interrupt, or isochronous Device endpoints.

These USB interfaces can be used to simultaneously schedule as many as 15 independent OUT and 15 independent IN transactions to any endpoints on any Device. The IN and OUT controls are paired in three sets of registers. However, they can be configured to communicate with different types of endpoints and different endpoints on Devices. For example, the first pair of endpoint controls can be split so that the OUT portion is communicating with a Device's bulk OUT endpoint 1, while the IN portion is communicating with a Device's interrupt IN endpoint 2.

Before accessing any Device, whether for point-to-point communications or for communications via a hub, the relevant **USB Receive Functional Address Endpoint n (USBRXFUNCADDRn)** or **USB Transmit Functional Address Endpoint n (USBTXFUNCADDRn)** registers must be set for each receive or transmit endpoint to record the address of the Device being accessed.

The USB controller also supports connections to Devices through a USB hub by providing a register that specifies the hub address and port of each USB transfer. The FIFO address and size are customizable and can be specified for each USB IN and OUT transfer. Customization includes allowing one FIFO per transaction, sharing a FIFO across transactions, and allowing for double-buffered FIFOs.

18.3.2.2 IN Transactions as a Host

IN transactions are handled in a similar manner to the way in which OUT transactions are handled when the USB controller is in Device mode except that the transaction first must be initiated by setting the REQPKT bit in the USBCSRL0 register, indicating to the transaction scheduler that there is an active transaction on this endpoint. The transaction scheduler then sends an IN token to the target Device. When the packet is received and placed in the receive FIFO, the RXRDY bit in the USBCSRL0 register is set, and the appropriate receive endpoint interrupt is signaled to indicate that a packet can now be unloaded from the FIFO.

When the packet has been unloaded, RXRDY must be cleared. The AUTOCL bit in the USBRXCSRHn register can be used to have RXRDY automatically cleared when a maximum-sized packet has been unloaded from the FIFO. The AUTORQ bit in USBRXCSRHn causes the REQPKT bit to be automatically set when the RXRDY bit is cleared. The AUTOCL and AUTORQ bits can be used with µDMA accesses to perform complete bulk transfers without main processor intervention. When the RXRDY bit is cleared, the controller sends an acknowledge to the Device. When there is a known number of packets to be transferred, the USB Request Packet Count in Block Transfer Endpoint n (USBRQPKTCOUNTn) register associated with the endpoint should be configured to the number of packets to be transferred. The USB controller decrements the value in the USBRQPKTCOUNTn register following each request. When the USBRQPKTCOUNTn value decrements to 0, the AUTORQ bit is cleared to prevent any further transactions being attempted. For cases where the size of the transfer is unknown, USBRQPKTCOUNTn should be cleared. AUTORQ then remains set until cleared by the reception of a short packet (that is, less than the MAXLOAD value in the USBRXMAXPn register) such as may occur at the end of a bulk transfer.

If the Device responds to a bulk or interrupt IN token with a NAK, the USB Host controller keeps retrying the transaction until any NAK Limit that has been set has been reached. If the target Device responds with a STALL, however, the USB Host controller does not retry the transaction but sets the STALLED bit in the **USBCSRL0** register. If the target Device does not respond to the IN token within the required time, or the packet contained a CRC or bit-stuff error, the USB Host controller retries the transaction. If after three attempts the target Device has still not responded, the USB Host controller clears the REQPKT bit and sets the ERROR bit in the **USBCSRL0** register.

18.3.2.3 OUT Transactions as a Host

OUT transactions are handled in a similar manner to the way in which IN transactions are handled when the USB controller is in Device mode. The TXRDY bit in the USBTXCSRLn register must be set as each packet is loaded into the transmit FIFO. Again, setting the AUTOSET bit in the USBTXCSRHn register automatically sets TXRDY when a maximum-sized packet has been loaded into the FIFO. Furthermore, AUTOSET can be used with the µDMA controller to perform complete bulk transfers without software intervention.

If the target Device responds to the OUT token with a NAK, the USB Host controller keeps retrying the transaction until the NAK Limit that has been set has been reached. However, if the target Device responds with a STALL, the USB controller does not retry the transaction but interrupts the main processor by setting the STALLED bit in the **USBTXCSRLn** register. If the target Device does not respond to the OUT token within the required time, or the packet contained a CRC or bit-stuff error, the USB Host controller retries the transaction. If after three attempts the target Device has still not responded, the USB controller flushes the FIFO and sets the ERROR bit in the **USBTXCSRLn** register.

18.3.2.4 Transaction Scheduling

Scheduling of transactions is handled automatically by the USB Host controller. The Host controller allows configuration of the endpoint communication scheduling based on the type of endpoint transaction. Interrupt transactions can be scheduled to occur in the range of every frame to every 255 frames in 1 frame increments. Bulk endpoints do not allow scheduling parameters, but do allow for a NAK timeout in the event an endpoint on a Device is not responding. Isochronous endpoints can be scheduled from every frame to every 2^{16} frames, in powers of 2.

The USB controller maintains a frame counter. If the target Device is a full-speed device, the USB controller automatically sends an SOF packet at the start of each frame and increments the frame counter. If the target Device is a low-speed device, a 'K' state is transmitted on the bus to act as a "keep-alive" to stop the low-speed device from going into SUSPEND mode.

After the SOF packet has been transmitted, the USB Host controller cycles through all the configured endpoints looking for active transactions. An active transaction is defined as a receive endpoint for which the REQPKT bit is set or a transmit endpoint for which the TXRDY bit and/or the FIFONE bit is set.

An isochronous or interrupt transaction is started if the transaction is found on the first scheduler cycle of a frame and if the interval counter for that endpoint has counted down to zero. As a result, only one interrupt or isochronous transaction occurs per endpoint every n frames, where n is the interval set via the USB Host Transmit Interval Endpoint n (USBTXINTERVALn) or USB Host Receive Interval Endpoint n (USBRXINTERVALn) register for that endpoint.

An active bulk transaction starts immediately, provided sufficient time is left in the frame to complete the transaction before the next SOF packet is due. If the transaction must be retried (for example, because a NAK was received or the target Device did not respond), then the transaction is not retried until the transaction scheduler has first checked all the other endpoints for active transactions. This process ensures that an endpoint that is sending a lot of NAKs does not block other transactions on the bus. The controller also allows the user to specify a limit to the length of time for NAKs to be received from a target Device before the endpoint times out.

18.3.2.5 USB Hubs

The following setup requirements apply to the USB Host controller only if it is used with a USB hub. When a full- or low-speed Device is connected to the USB controller via a USB 2.0 hub, details of the hub address and the hub port also must be recorded in the corresponding USB Receive Hub Address Endpoint n (USBRXHUBADDRn) and USB Receive Hub Port Endpoint n (USBRXHUBPORTn) or the USB Transmit Hub Address Endpoint n (USBTXHUBADDRn) and USB Transmit Hub Port Endpoint n (USBTXHUBPORTn) registers. In addition, the speed at which the Device operates (full or low) must be recorded in the USB Type Endpoint 0 (USBTYPE0) (endpoint 0), USB Host Configure Transmit Type Endpoint n (USBTXTYPEn), or USB Host Configure Receive Type Endpoint n (USBRXTYPEn) registers for each endpoint that is accessed by the Device.

For hub communications, the settings in these registers record the current allocation of the endpoints to the attached USB Devices. To maximize the number of Devices supported, the USB Host controller allows this allocation to be changed dynamically by simply updating the address and speed information recorded in these registers. Any changes in the allocation of endpoints to Device functions must be made following the completion of any on-going transactions on the endpoints affected.

18.3.2.6 Babble

The USB Host controller does not start a transaction until the bus has been inactive for at least the minimum inter-packet delay. The controller also does not start a transaction unless it can be finished before the end of the frame. If the bus is still active at the end of a frame, then the USB Host controller assumes that the target Device to which it is connected has malfunctioned, and the USB controller suspends all transactions and generates a babble interrupt.

18.3.2.7 Host SUSPEND

If the SUSPEND bit in the **USBPOWER** register is set, the USB Host controller completes the current transaction then stops the transaction scheduler and frame counter. No further transactions are started and no SOF packets are generated.

To exit SUSPEND mode, set the RESUME bit and clear the SUSPEND bit. While the RESUME bit is set, the USB Host controller generates RESUME signaling on the bus. After 20 ms, the RESUME bit must be cleared, at which point the frame counter and transaction scheduler start. The Host supports the detection of a remote wake-up.

18.3.2.8 USB RESET

If the RESET bit in the **USBPOWER** register is set, the USB Host controller generates USB RESET signaling on the bus. The RESET bit must be set for at least 20 ms to ensure correct resetting of the target Device. After the CPU has cleared the bit, the USB Host controller starts its frame counter and transaction scheduler.

18.3.2.9 Connect/Disconnect

A session is started by setting the SESSION bit in the **USB Device Control (USBDEVCTL)** register, enabling the USB controller to wait for a Device to be connected. When a Device is detected, a connect interrupt is generated. The speed of the Device that has been connected can be determined by reading the **USBDEVCTL** register where the FSDEV bit is set for a full-speed Device, and the LSDEV bit is set for a low-speed Device. The USB controller must generate a RESET to the Device, and then the USB Host controller can begin Device enumeration. If the Device is disconnected while a session is in progress, a disconnect interrupt is generated.

18.3.3 OTG Mode

To conserve power, the USB On-The-Go (OTG) supplement allows VBUS to only be powered up when required and to be turned off when the bus is not in use. VBUS is always supplied by the A device on the bus. The USB OTG controller determines whether it is the A device or the B device by sampling the ID input from the PHY. This signal is pulled Low when an A-type plug is sensed (signifying that the USB OTG controller should act as the A device) but taken High when a B-type plug is sensed (signifying that the USB controller is a B device). Note that when switching between OTG A and OTG B, the USB controller retains all register contents.

18.3.3.1 Starting a Session

When the USB OTG controller is ready to start a session, the SESSION bit must be set in the USBDEVCTL register. The USB OTG controller then enables ID pin sensing. The ID input is either taken Low if an A-type connection is detected or High if a B-type connection is detected. The DEV bit in the USBDEVCTL register is also set to indicate whether the USB OTG controller has adopted the role of the A device or the B device. The USB OTG controller also provides an interrupt to indicate that ID pin sensing has completed and the mode value in the USBDEVCTL register is valid. This interrupt is enabled in the USBIDVIM register, and the status is checked in the USBIDVISC register. As soon as the USB controller has detected that it is on the A side of the cable, it must enable VBUS power within 100ms or the USB controller reverts to device mode.

If the USB OTG controller is the A device, then the USB OTG controller enters Host mode (the A device is always the default Host), turns on VBUS, and waits for VBUS to go above the VBUS Valid threshold, as indicated by the VBUS bit in the **USBDEVCTL** register going to 0x3. The USB OTG controller then waits for a peripheral to be connected. When a peripheral is detected, a Connect interrupt is signaled and either the FSDEV or LSDEV bit in the **USBDEVCTL** register is set, depending whether a full-speed or a low-speed peripheral is detected. The USB controller then issues a RESET to the connected Device. The SESSION bit in the **USBDEVCTL** register can be cleared to end a session. The USB OTG controller also automatically ends the session if babble is detected or if VBUS drops below session valid.

If the USB OTG controller is the B device, then the USB OTG controller requests a session using the session request protocol defined in the USB On-The-Go supplement, that is, it first discharges VBUS. Then when VBUS has gone below the Session End threshold (VBUS bit in the **USBDEVCTL** register goes to 0x0) and the line state has been a single-ended zero for > 2 ms, the USB OTG controller pulses the data line, then pulses VBUS. At the end of the session, the SESSION bit is cleared either by the USB OTG controller or by the application software. The USB OTG controller

then causes the PHY to switch out the pull-up resistor on D+, signaling the A device to end the session.

18.3.3.2 Detecting Activity

When the other device of the OTG set-up wishes to start a session, it either raises VBUS above the Session Valid threshold if it is the A device, or if it is the B device, it pulses the data line then pulses VBUS. Depending on which of these actions happens, the USB controller can determine whether it is the A device or the B device in the current set-up and act accordingly. If VBUS is raised above the Session Valid threshold, then the USB controller is the B device. The USB controller sets the SESSION bit in the **USBDEVCTL** register. When RESET signaling is detected on the bus, a RESET interrupt is signaled, which is interpreted as the start of a session.

The USB controller is in Device mode as the B device is the default mode. At the end of the session, the A device turns off the power to VBUS. When VBUS drops below the Session Valid threshold, the USB controller detects this drop and clears the SESSION bit to indicate that the session has ended, causing a disconnect interrupt to be signaled. If data line and VBUS pulsing is detected, then the USB controller is the A device. The controller generates a SESSION REQUEST interrupt to indicate that the B device is requesting a session. The SESSION bit in the USBDEVCTL register must be set to start a session.

18.3.3.3 Host Negotiation

When the USB controller is the A device, ID is Low, and the controller automatically enters Host mode when a session starts. When the USB controller is the B device, ID is High, and the controller automatically enters Device mode when a session starts. However, software can request that the USB controller become the Host by setting the Hostreq bit in the USBDEVCTL register. This bit can be set either at the same time as requesting a Session Start by setting the SESSION bit in the USBDEVCTL register or at any time after a session has started. When the USB controller next enters SUSPEND mode and if the Hostreq bit remains set, the controller enters Host mode and begins host negotiation (as specified in the USB On-The-Go supplement) by causing the PHY to disconnect the pull-up resistor on the D+ line, causing the A device to switch to Device mode and connect its own pull-up resistor. When the USB controller detects this, a Connect interrupt is generated and the RESET bit in the USBPOWER register is set to begin resetting the A device. The USB controller begins this reset sequence automatically to ensure that RESET is started as required within 1 ms of the A device connecting its pull-up resistor. The main processor should wait at least 20 ms, then clear the RESET bit and enumerate the A device.

When the USB OTG controller B device has finished using the bus, the USB controller goes into SUSPEND mode by setting the SUSPEND bit in the **USBPOWER** register. The A device detects this and either terminates the session or reverts to Host mode. If the A device is USB OTG controller, it generates a Disconnect interrupt.

18.3.4 DMA Operation

The USB peripheral provides an interface connected to the μ DMA controller with separate channels for 3 transmit endpoints and 3 receive endpoints. Software selects which endpoints to service with the μ DMA channels using the **USB DMA Select (USBDMASEL)** register. The μ DMA operation of the USB is enabled through the **USBTXCSRHn** and **USBRXCSRHn** registers, for the TX and RX channels respectively. When μ DMA operation is enabled, the USB asserts a μ DMA request on the enabled receive or transmit channel when the associated FIFO can transfer data. When either FIFO can transfer data, the burst request for that channel is asserted. The μ DMA channel must be configured to operate in Basic mode, and the size of the μ DMA transfer must be restricted to whole multiples of the size of the USB FIFO. Both read and write transfers of the USB FIFOs using μ DMA must be configured in this manner. For example, if the USB endpoint is configured with a FIFO size

of 64 bytes, the μ DMA channel can be used to transfer 64 bytes to or from the endpoint FIFO. If the number of bytes to transfer is less than 64, then a programmed I/O method must be used to copy the data to or from the FIFO.

If the DMAMOD bit in the **USBTXCSRHn/USBRXCSRHn** register is clear, an interrupt is generated after every packet is transferred, but the μ DMA continues transferring data. If the DMAMOD bit is set, an interrupt is generated only when the entire μ DMA transfer is complete. The interrupt occurs on the USB interrupt vector. Therefore, if interrupts are used for USB operation and the μ DMA is enabled, the USB interrupt handler must be designed to handle the μ DMA completion interrupt.

Care must be taken when using the µDMA to unload the receive FIFO as data is read from the receive FIFO in 4 byte chunks regardless of value of the MAXLOAD field in the **USBRXCSRHn** register. The RXRDY bit is cleared as follows.

Table 18-2. Remainder (RxMaxP/4)

| Value | Description |
|-------|--------------------|
| 0 | MAXLOAD = 64 bytes |
| 1 | MAXLOAD = 61 bytes |
| 2 | MAXLOAD = 62 bytes |
| 3 | MAXLOAD = 63 bytes |

Table 18-3. Actual Bytes Read

| Value | Description |
|-------|-------------|
| 0 | MAXLOAD |
| 1 | MAXLOAD+3 |
| 2 | MAXLOAD+2 |
| 3 | MAXLOAD+1 |

Table 18-4. Packet Sizes That Clear RXRDY

| Value | Description |
|-------|--|
| 0 | MAXLOAD, MAXLOAD-1, MAXLOAD-2, MAXLOAD-3 |
| 1 | MAXLOAD |
| 2 | MAXLOAD, MAXLOAD-1 |
| 3 | MAXLOAD, MAXLOAD-1, MAXLOAD-2 |

To enable DMA operation for the endpoint receive channel, the DMAEN bit of the **USBRXCSRHn** register should be set. To enable DMA operation for the endpoint transmit channel, the DMAEN bit of the **USBTXCSRHn** register must be set.

See "Micro Direct Memory Access (μ DMA)" on page 250 for more details about programming the μ DMA controller.

18.4 Initialization and Configuration

To use the USB Controller, the peripheral clock must be enabled by via the **RCGC2** register (see page 178). In addition, the clock to the appropriate GPIO module must be enabled via the **RCGC2** register in the System Control module (see page 178). To find out which GPIO port to enable, refer to Table 23-4 on page 947. Configure the PMCn fields in the **GPIOPCTL** register to assign the USB signals to the appropriate pins (see page 347 and Table 23-5 on page 952).

The initial configuration in all cases requires that the processor enable the USB controller and USB controller's physical layer interface (PHY) before setting any registers. The next step is to enable the USB PLL so that the correct clocking is provided to the PHY. To ensure that voltage is not supplied to the bus incorrectly, the external power control signal, USB0EPEN, should be negated on start up by configuring the USB0EPEN and USB0PFLT pins to be controlled by the USB controller and not exhibit their default GPIO behavior.

The VBUS sense and ID pins (USB0VBUS and USB0ID) do not require any configuration as they are dedicated pins for the USB controller. In OTG mode, these pins directly connect to the USB connector's VBUS and ID signals.

18.4.1 Pin Configuration

When using the Device controller portion of the USB controller in a system that also provides Host functionality, the power to VBUS must be disabled to allow the external Host controller to supply power. Usually, the USB0EPEN signal is used to control the external regulator and should be negated to avoid having two devices driving the USB0VBUS power pin on the USB connector.

When the USB controller is acting as a Host, it is in control of two signals that are attached to an external voltage supply that provides power to VBUS. The Host controller uses the USB0EPEN signal to enable or disable power to the USB0VBUS pin on the USB connector. An input pin, USB0PFLT, provides feedback when there has been a power fault on VBUS. The USB0PFLT signal can be configured to either automatically negate the USB0EPEN signal to disable power, and/or it can generate an interrupt to the interrupt controller to allow software to handle the power fault condition. The polarity and actions related to both USB0EPEN and USB0PFLT are fully configurable in the USB controller. The controller also provides interrupts on Device insertion and removal to allow the Host controller code to respond to these external events.

18.4.2 Endpoint Configuration

To start communication in Host or Device mode, the endpoint registers must first be configured. In Host mode, this configuration establishes a connection between an endpoint register and an endpoint on a Device. In Device mode, an endpoint must be configured before enumerating to the Host controller.

In both cases, the endpoint 0 configuration is limited because it is a fixed-function, fixed-FIFO-size endpoint. In Device and Host modes, the endpoint requires little setup but does require a software-based state machine to progress through the setup, data, and status phases of a standard control transaction. In Device mode, the configuration of the remaining endpoints is done once before enumerating and then only changed if an alternate configuration is selected by the Host controller. In Host mode, the endpoints must be configured to operate as control, bulk, interrupt or isochronous mode. Once the type of endpoint is configured, a FIFO area must be assigned to each endpoint. In the case of bulk, control and interrupt endpoints, each has a maximum of 64 bytes per transaction. Isochronous endpoints can have packets with up to 1023 bytes per packet. In either mode, the maximum packet size for the given endpoint must be set prior to sending or receiving data.

Configuring each endpoint's FIFO involves reserving a portion of the overall USB FIFO RAM to each endpoint. The total FIFO RAM available is 4 Kbytes with the first 64 bytes reserved for endpoint 0. The endpoint's FIFO must be at least as large as the maximum packet size. The FIFO can also be configured as a double-buffered FIFO so that interrupts occur at the end of each packet and allow filling the other half of the FIFO.

If operating as a Device, the USB Device controller's soft connect must be enabled when the Device is ready to start communications, indicating to the Host controller that the Device is ready to start

the enumeration process. If operating as a Host controller, the Device soft connect must be disabled and power must be provided to VBUS via the USBOEPEN signal.

18.5 Register Map

Table 18-5 on page 705 lists the registers. All addresses given are relative to the USB base address of 0x4005.0000. Note that the USB controller clock must be enabled before the registers can be programmed (see page 178).

Table 18-5. Universal Serial Bus (USB) Controller Register Map

| Offset | Name | Туре | Reset | Description | See page |
|--------|-----------|------|-------------|-------------------------------|-------------|
| 0x000 | USBFADDR | R/W | 0x00 | USB Device Functional Address | 717 |
| 0x001 | USBPOWER | R/W | 0x20 | USB Power | 718 |
| 0x002 | USBTXIS | RO | 0x0000 | USB Transmit Interrupt Status | 721 |
| 0x004 | USBRXIS | RO | 0x0000 | USB Receive Interrupt Status | 723 |
| 0x006 | USBTXIE | R/W | 0xFFFF | USB Transmit Interrupt Enable | 725 |
| 800x0 | USBRXIE | R/W | 0xFFFE | USB Receive Interrupt Enable | 727 |
| 0x00A | USBIS | RO | 0x00 | USB General Interrupt Status | 729 |
| 0x00B | USBIE | R/W | 0x06 | USB Interrupt Enable | 732 |
| 0x00C | USBFRAME | RO | 0x0000 | USB Frame Value | 735 |
| 0x00E | USBEPIDX | R/W | 0x00 | USB Endpoint Index | 736 |
| 0x00F | USBTEST | R/W | 0x00 | USB Test Mode | 737 |
| 0x020 | USBFIFO0 | R/W | 0x0000.0000 | USB FIFO Endpoint 0 | 739 |
| 0x024 | USBFIFO1 | R/W | 0x0000.0000 | USB FIFO Endpoint 1 | 739 |
| 0x028 | USBFIFO2 | R/W | 0x0000.0000 | USB FIFO Endpoint 2 | 739 |
| 0x02C | USBFIFO3 | R/W | 0x0000.0000 | USB FIFO Endpoint 3 | 739 |
| 0x030 | USBFIFO4 | R/W | 0x0000.0000 | USB FIFO Endpoint 4 | 739 |
| 0x034 | USBFIFO5 | R/W | 0x0000.0000 | USB FIFO Endpoint 5 | 739 |
| 0x038 | USBFIFO6 | R/W | 0x0000.0000 | USB FIFO Endpoint 6 | 739 |
| 0x03C | USBFIFO7 | R/W | 0x0000.0000 | USB FIFO Endpoint 7 | 739 |
| 0x040 | USBFIFO8 | R/W | 0x0000.0000 | USB FIFO Endpoint 8 | 739 |
| 0x044 | USBFIFO9 | R/W | 0x0000.0000 | USB FIFO Endpoint 9 | 739 |
| 0x048 | USBFIFO10 | R/W | 0x0000.0000 | USB FIFO Endpoint 10 | 739 |
| 0x04C | USBFIFO11 | R/W | 0x0000.0000 | USB FIFO Endpoint 11 | 739 |
| 0x050 | USBFIFO12 | R/W | 0x0000.0000 | USB FIFO Endpoint 12 | 739 |
| 0x054 | USBFIFO13 | R/W | 0x0000.0000 | USB FIFO Endpoint 13 | 739 |
| 0x058 | USBFIFO14 | R/W | 0x0000.0000 | USB FIFO Endpoint 14 | 739 |

Table 18-5. Universal Serial Bus (USB) Controller Register Map (continued)

| Offset | Name | Туре | Reset | Description | See page |
|--------|----------------|------|-------------|--|-------------|
| 0x05C | USBFIFO15 | R/W | 0x0000.0000 | USB FIFO Endpoint 15 | 739 |
| 0x060 | USBDEVCTL | R/W | 0x80 | USB Device Control | 741 |
| 0x062 | USBTXFIFOSZ | R/W | 0x00 | USB Transmit Dynamic FIFO Sizing | 743 |
| 0x063 | USBRXFIFOSZ | R/W | 0x00 | USB Receive Dynamic FIFO Sizing | 743 |
| 0x064 | USBTXFIFOADD | R/W | 0x0000 | USB Transmit FIFO Start Address | 744 |
| 0x066 | USBRXFIFOADD | R/W | 0x0000 | USB Receive FIFO Start Address | 744 |
| 0x07A | USBCONTIM | R/W | 0x5C | USB Connect Timing | 745 |
| 0x07B | USBVPLEN | R/W | 0x3C | USB OTG VBUS Pulse Timing | 746 |
| 0x07D | USBFSEOF | R/W | 0x77 | USB Full-Speed Last Transaction to End of Frame Timing | 747 |
| 0x07E | USBLSEOF | R/W | 0x72 | USB Low-Speed Last Transaction to End of Frame Timing | 748 |
| 0x080 | USBTXFUNCADDR0 | R/W | 0x00 | USB Transmit Functional Address Endpoint 0 | 749 |
| 0x082 | USBTXHUBADDR0 | R/W | 0x00 | USB Transmit Hub Address Endpoint 0 | 751 |
| 0x083 | USBTXHUBPORT0 | R/W | 0x00 | USB Transmit Hub Port Endpoint 0 | 753 |
| 0x088 | USBTXFUNCADDR1 | R/W | 0x00 | USB Transmit Functional Address Endpoint 1 | 749 |
| 0x08A | USBTXHUBADDR1 | R/W | 0x00 | USB Transmit Hub Address Endpoint 1 | 751 |
| 0x08B | USBTXHUBPORT1 | R/W | 0x00 | USB Transmit Hub Port Endpoint 1 | 753 |
| 0x08C | USBRXFUNCADDR1 | R/W | 0x00 | USB Receive Functional Address Endpoint 1 | 755 |
| 0x08E | USBRXHUBADDR1 | R/W | 0x00 | USB Receive Hub Address Endpoint 1 | 757 |
| 0x08F | USBRXHUBPORT1 | R/W | 0x00 | USB Receive Hub Port Endpoint 1 | 759 |
| 0x090 | USBTXFUNCADDR2 | R/W | 0x00 | USB Transmit Functional Address Endpoint 2 | 749 |
| 0x092 | USBTXHUBADDR2 | R/W | 0x00 | USB Transmit Hub Address Endpoint 2 | 751 |
| 0x093 | USBTXHUBPORT2 | R/W | 0x00 | USB Transmit Hub Port Endpoint 2 | 753 |
| 0x094 | USBRXFUNCADDR2 | R/W | 0x00 | USB Receive Functional Address Endpoint 2 | 755 |
| 0x096 | USBRXHUBADDR2 | R/W | 0x00 | USB Receive Hub Address Endpoint 2 | 757 |
| 0x097 | USBRXHUBPORT2 | R/W | 0x00 | USB Receive Hub Port Endpoint 2 | 759 |
| 0x098 | USBTXFUNCADDR3 | R/W | 0x00 | USB Transmit Functional Address Endpoint 3 | 749 |
| 0x09A | USBTXHUBADDR3 | R/W | 0x00 | USB Transmit Hub Address Endpoint 3 | 751 |
| 0x09B | USBTXHUBPORT3 | R/W | 0x00 | USB Transmit Hub Port Endpoint 3 | 753 |
| 0x09C | USBRXFUNCADDR3 | R/W | 0x00 | USB Receive Functional Address Endpoint 3 | 755 |
| 0x09E | USBRXHUBADDR3 | R/W | 0x00 | USB Receive Hub Address Endpoint 3 | 757 |
| 0x09F | USBRXHUBPORT3 | R/W | 0x00 | USB Receive Hub Port Endpoint 3 | 759 |

Table 18-5. Universal Serial Bus (USB) Controller Register Map (continued)

| Offset | Name | Туре | Reset | Description | See page |
|--------|----------------|------|-------|--|-------------|
| 0x0A0 | USBTXFUNCADDR4 | R/W | 0x00 | USB Transmit Functional Address Endpoint 4 | 749 |
| 0x0A2 | USBTXHUBADDR4 | R/W | 0x00 | USB Transmit Hub Address Endpoint 4 | 751 |
| 0x0A3 | USBTXHUBPORT4 | R/W | 0x00 | USB Transmit Hub Port Endpoint 4 | 753 |
| 0x0A4 | USBRXFUNCADDR4 | R/W | 0x00 | USB Receive Functional Address Endpoint 4 | 755 |
| 0x0A6 | USBRXHUBADDR4 | R/W | 0x00 | USB Receive Hub Address Endpoint 4 | 757 |
| 0x0A7 | USBRXHUBPORT4 | R/W | 0x00 | USB Receive Hub Port Endpoint 4 | 759 |
| 0x0A8 | USBTXFUNCADDR5 | R/W | 0x00 | USB Transmit Functional Address Endpoint 5 | 749 |
| 0x0AA | USBTXHUBADDR5 | R/W | 0x00 | USB Transmit Hub Address Endpoint 5 | 751 |
| 0x0AB | USBTXHUBPORT5 | R/W | 0x00 | USB Transmit Hub Port Endpoint 5 | 753 |
| 0x0AC | USBRXFUNCADDR5 | R/W | 0x00 | USB Receive Functional Address Endpoint 5 | 755 |
| 0x0AE | USBRXHUBADDR5 | R/W | 0x00 | USB Receive Hub Address Endpoint 5 | 757 |
| 0x0AF | USBRXHUBPORT5 | R/W | 0x00 | USB Receive Hub Port Endpoint 5 | 759 |
| 0x0B0 | USBTXFUNCADDR6 | R/W | 0x00 | USB Transmit Functional Address Endpoint 6 | 749 |
| 0x0B2 | USBTXHUBADDR6 | R/W | 0x00 | USB Transmit Hub Address Endpoint 6 | 751 |
| 0x0B3 | USBTXHUBPORT6 | R/W | 0x00 | USB Transmit Hub Port Endpoint 6 | 753 |
| 0x0B4 | USBRXFUNCADDR6 | R/W | 0x00 | USB Receive Functional Address Endpoint 6 | 755 |
| 0x0B6 | USBRXHUBADDR6 | R/W | 0x00 | USB Receive Hub Address Endpoint 6 | 757 |
| 0x0B7 | USBRXHUBPORT6 | R/W | 0x00 | USB Receive Hub Port Endpoint 6 | 759 |
| 0x0B8 | USBTXFUNCADDR7 | R/W | 0x00 | USB Transmit Functional Address Endpoint 7 | 749 |
| 0x0BA | USBTXHUBADDR7 | R/W | 0x00 | USB Transmit Hub Address Endpoint 7 | 751 |
| 0x0BB | USBTXHUBPORT7 | R/W | 0x00 | USB Transmit Hub Port Endpoint 7 | 753 |
| 0x0BC | USBRXFUNCADDR7 | R/W | 0x00 | USB Receive Functional Address Endpoint 7 | 755 |
| 0x0BE | USBRXHUBADDR7 | R/W | 0x00 | USB Receive Hub Address Endpoint 7 | 757 |
| 0x0BF | USBRXHUBPORT7 | R/W | 0x00 | USB Receive Hub Port Endpoint 7 | 759 |
| 0x0C0 | USBTXFUNCADDR8 | R/W | 0x00 | USB Transmit Functional Address Endpoint 8 | 749 |
| 0x0C2 | USBTXHUBADDR8 | R/W | 0x00 | USB Transmit Hub Address Endpoint 8 | 751 |
| 0x0C3 | USBTXHUBPORT8 | R/W | 0x00 | USB Transmit Hub Port Endpoint 8 | 753 |
| 0x0C4 | USBRXFUNCADDR8 | R/W | 0x00 | USB Receive Functional Address Endpoint 8 | 755 |
| 0x0C6 | USBRXHUBADDR8 | R/W | 0x00 | USB Receive Hub Address Endpoint 8 | 757 |
| 0x0C7 | USBRXHUBPORT8 | R/W | 0x00 | USB Receive Hub Port Endpoint 8 | 759 |
| 0x0C8 | USBTXFUNCADDR9 | R/W | 0x00 | USB Transmit Functional Address Endpoint 9 | 749 |
| 0x0CA | USBTXHUBADDR9 | R/W | 0x00 | USB Transmit Hub Address Endpoint 9 | 751 |

Table 18-5. Universal Serial Bus (USB) Controller Register Map (continued)

| Offset | Name | Туре | Reset | Description | See page |
|--------|-----------------|------|-------|---|-------------|
| 0x0CB | USBTXHUBPORT9 | R/W | 0x00 | USB Transmit Hub Port Endpoint 9 | 753 |
| 0x0CC | USBRXFUNCADDR9 | R/W | 0x00 | USB Receive Functional Address Endpoint 9 | 755 |
| 0x0CE | USBRXHUBADDR9 | R/W | 0x00 | USB Receive Hub Address Endpoint 9 | 757 |
| 0x0CF | USBRXHUBPORT9 | R/W | 0x00 | USB Receive Hub Port Endpoint 9 | 759 |
| 0x0D0 | USBTXFUNCADDR10 | R/W | 0x00 | USB Transmit Functional Address Endpoint 10 | 749 |
| 0x0D2 | USBTXHUBADDR10 | R/W | 0x00 | USB Transmit Hub Address Endpoint 10 | 751 |
| 0x0D3 | USBTXHUBPORT10 | R/W | 0x00 | USB Transmit Hub Port Endpoint 10 | 753 |
| 0x0D4 | USBRXFUNCADDR10 | R/W | 0x00 | USB Receive Functional Address Endpoint 10 | 755 |
| 0x0D6 | USBRXHUBADDR10 | R/W | 0x00 | USB Receive Hub Address Endpoint 10 | 757 |
| 0x0D7 | USBRXHUBPORT10 | R/W | 0x00 | USB Receive Hub Port Endpoint 10 | 759 |
| 0x0D8 | USBTXFUNCADDR11 | R/W | 0x00 | USB Transmit Functional Address Endpoint 11 | 749 |
| 0x0DA | USBTXHUBADDR11 | R/W | 0x00 | USB Transmit Hub Address Endpoint 11 | 751 |
| 0x0DB | USBTXHUBPORT11 | R/W | 0x00 | USB Transmit Hub Port Endpoint 11 | 753 |
| 0x0DC | USBRXFUNCADDR11 | R/W | 0x00 | USB Receive Functional Address Endpoint 11 | 755 |
| 0x0DE | USBRXHUBADDR11 | R/W | 0x00 | USB Receive Hub Address Endpoint 11 | 757 |
| 0x0DF | USBRXHUBPORT11 | R/W | 0x00 | USB Receive Hub Port Endpoint 11 | 759 |
| 0x0E0 | USBTXFUNCADDR12 | R/W | 0x00 | USB Transmit Functional Address Endpoint 12 | 749 |
| 0x0E2 | USBTXHUBADDR12 | R/W | 0x00 | USB Transmit Hub Address Endpoint 12 | 751 |
| 0x0E3 | USBTXHUBPORT12 | R/W | 0x00 | USB Transmit Hub Port Endpoint 12 | 753 |
| 0x0E4 | USBRXFUNCADDR12 | R/W | 0x00 | USB Receive Functional Address Endpoint 12 | 755 |
| 0x0E6 | USBRXHUBADDR12 | R/W | 0x00 | USB Receive Hub Address Endpoint 12 | 757 |
| 0x0E7 | USBRXHUBPORT12 | R/W | 0x00 | USB Receive Hub Port Endpoint 12 | 759 |
| 0x0E8 | USBTXFUNCADDR13 | R/W | 0x00 | USB Transmit Functional Address Endpoint 13 | 749 |
| 0x0EA | USBTXHUBADDR13 | R/W | 0x00 | USB Transmit Hub Address Endpoint 13 | 751 |
| 0x0EB | USBTXHUBPORT13 | R/W | 0x00 | USB Transmit Hub Port Endpoint 13 | 753 |
| 0x0EC | USBRXFUNCADDR13 | R/W | 0x00 | USB Receive Functional Address Endpoint 13 | 755 |
| 0x0EE | USBRXHUBADDR13 | R/W | 0x00 | USB Receive Hub Address Endpoint 13 | 757 |
| 0x0EF | USBRXHUBPORT13 | R/W | 0x00 | USB Receive Hub Port Endpoint 13 | 759 |
| 0x0F0 | USBTXFUNCADDR14 | R/W | 0x00 | USB Transmit Functional Address Endpoint 14 | 749 |
| 0x0F2 | USBTXHUBADDR14 | R/W | 0x00 | USB Transmit Hub Address Endpoint 14 | 751 |
| 0x0F3 | USBTXHUBPORT14 | R/W | 0x00 | USB Transmit Hub Port Endpoint 14 | 753 |
| 0x0F4 | USBRXFUNCADDR14 | R/W | 0x00 | USB Receive Functional Address Endpoint 14 | 755 |

Table 18-5. Universal Serial Bus (USB) Controller Register Map (continued)

| Offset | Name | Туре | Reset | Description | See page |
|--------|-----------------|------|--------|---|-------------|
| 0x0F6 | USBRXHUBADDR14 | R/W | 0x00 | USB Receive Hub Address Endpoint 14 | 757 |
| 0x0F7 | USBRXHUBPORT14 | R/W | 0x00 | USB Receive Hub Port Endpoint 14 | 759 |
| 0x0F8 | USBTXFUNCADDR15 | R/W | 0x00 | USB Transmit Functional Address Endpoint 15 | 749 |
| 0x0FA | USBTXHUBADDR15 | R/W | 0x00 | USB Transmit Hub Address Endpoint 15 | 751 |
| 0x0FB | USBTXHUBPORT15 | R/W | 0x00 | USB Transmit Hub Port Endpoint 15 | 753 |
| 0x0FC | USBRXFUNCADDR15 | R/W | 0x00 | USB Receive Functional Address Endpoint 15 | 755 |
| 0x0FE | USBRXHUBADDR15 | R/W | 0x00 | USB Receive Hub Address Endpoint 15 | 757 |
| 0x0FF | USBRXHUBPORT15 | R/W | 0x00 | USB Receive Hub Port Endpoint 15 | 759 |
| 0x102 | USBCSRL0 | W1C | 0x00 | USB Control and Status Endpoint 0 Low | 763 |
| 0x103 | USBCSRH0 | W1C | 0x00 | USB Control and Status Endpoint 0 High | 767 |
| 0x108 | USBCOUNT0 | RO | 0x00 | USB Receive Byte Count Endpoint 0 | 769 |
| 0x10A | USBTYPE0 | R/W | 0x00 | USB Type Endpoint 0 | 770 |
| 0x10B | USBNAKLMT | R/W | 0x00 | USB NAK Limit | 771 |
| 0x110 | USBTXMAXP1 | R/W | 0x0000 | USB Maximum Transmit Data Endpoint 1 | 761 |
| 0x112 | USBTXCSRL1 | R/W | 0x00 | USB Transmit Control and Status Endpoint 1 Low | 772 |
| 0x113 | USBTXCSRH1 | R/W | 0x00 | USB Transmit Control and Status Endpoint 1 High | 777 |
| 0x114 | USBRXMAXP1 | R/W | 0x0000 | USB Maximum Receive Data Endpoint 1 | 781 |
| 0x116 | USBRXCSRL1 | R/W | 0x00 | USB Receive Control and Status Endpoint 1 Low | 783 |
| 0x117 | USBRXCSRH1 | R/W | 0x00 | USB Receive Control and Status Endpoint 1 High | 788 |
| 0x118 | USBRXCOUNT1 | RO | 0x0000 | USB Receive Byte Count Endpoint 1 | 793 |
| 0x11A | USBTXTYPE1 | R/W | 0x00 | USB Host Transmit Configure Type Endpoint 1 | 795 |
| 0x11B | USBTXINTERVAL1 | R/W | 0x00 | USB Host Transmit Interval Endpoint 1 | 797 |
| 0x11C | USBRXTYPE1 | R/W | 0x00 | USB Host Configure Receive Type Endpoint 1 | 799 |
| 0x11D | USBRXINTERVAL1 | R/W | 0x00 | USB Host Receive Polling Interval Endpoint 1 | 801 |
| 0x120 | USBTXMAXP2 | R/W | 0x0000 | USB Maximum Transmit Data Endpoint 2 | 761 |
| 0x122 | USBTXCSRL2 | R/W | 0x00 | USB Transmit Control and Status Endpoint 2 Low | 772 |
| 0x123 | USBTXCSRH2 | R/W | 0x00 | USB Transmit Control and Status Endpoint 2 High | 777 |
| 0x124 | USBRXMAXP2 | R/W | 0x0000 | USB Maximum Receive Data Endpoint 2 | 781 |
| 0x126 | USBRXCSRL2 | R/W | 0x00 | USB Receive Control and Status Endpoint 2 Low | 783 |
| 0x127 | USBRXCSRH2 | R/W | 0x00 | USB Receive Control and Status Endpoint 2 High | 788 |
| 0x128 | USBRXCOUNT2 | RO | 0x0000 | USB Receive Byte Count Endpoint 2 | 793 |
| 0x12A | USBTXTYPE2 | R/W | 0x00 | USB Host Transmit Configure Type Endpoint 2 | 795 |

Table 18-5. Universal Serial Bus (USB) Controller Register Map (continued)

| Offset | Name | Туре | Reset | Description | See page |
|--------|----------------|------|--------|---|-------------|
| 0x12B | USBTXINTERVAL2 | R/W | 0x00 | USB Host Transmit Interval Endpoint 2 | 797 |
| 0x12C | USBRXTYPE2 | R/W | 0x00 | USB Host Configure Receive Type Endpoint 2 | 799 |
| 0x12D | USBRXINTERVAL2 | R/W | 0x00 | USB Host Receive Polling Interval Endpoint 2 | 801 |
| 0x130 | USBTXMAXP3 | R/W | 0x0000 | USB Maximum Transmit Data Endpoint 3 | 761 |
| 0x132 | USBTXCSRL3 | R/W | 0x00 | USB Transmit Control and Status Endpoint 3 Low | 772 |
| 0x133 | USBTXCSRH3 | R/W | 0x00 | USB Transmit Control and Status Endpoint 3 High | 777 |
| 0x134 | USBRXMAXP3 | R/W | 0x0000 | USB Maximum Receive Data Endpoint 3 | 781 |
| 0x136 | USBRXCSRL3 | R/W | 0x00 | USB Receive Control and Status Endpoint 3 Low | 783 |
| 0x137 | USBRXCSRH3 | R/W | 0x00 | USB Receive Control and Status Endpoint 3 High | 788 |
| 0x138 | USBRXCOUNT3 | RO | 0x0000 | USB Receive Byte Count Endpoint 3 | 793 |
| 0x13A | USBTXTYPE3 | R/W | 0x00 | USB Host Transmit Configure Type Endpoint 3 | 795 |
| 0x13B | USBTXINTERVAL3 | R/W | 0x00 | USB Host Transmit Interval Endpoint 3 | 797 |
| 0x13C | USBRXTYPE3 | R/W | 0x00 | USB Host Configure Receive Type Endpoint 3 | 799 |
| 0x13D | USBRXINTERVAL3 | R/W | 0x00 | USB Host Receive Polling Interval Endpoint 3 | 801 |
| 0x140 | USBTXMAXP4 | R/W | 0x0000 | USB Maximum Transmit Data Endpoint 4 | 761 |
| 0x142 | USBTXCSRL4 | R/W | 0x00 | USB Transmit Control and Status Endpoint 4 Low | 772 |
| 0x143 | USBTXCSRH4 | R/W | 0x00 | USB Transmit Control and Status Endpoint 4 High | 777 |
| 0x144 | USBRXMAXP4 | R/W | 0x0000 | USB Maximum Receive Data Endpoint 4 | 781 |
| 0x146 | USBRXCSRL4 | R/W | 0x00 | USB Receive Control and Status Endpoint 4 Low | 783 |
| 0x147 | USBRXCSRH4 | R/W | 0x00 | USB Receive Control and Status Endpoint 4 High | 788 |
| 0x148 | USBRXCOUNT4 | RO | 0x0000 | USB Receive Byte Count Endpoint 4 | 793 |
| 0x14A | USBTXTYPE4 | R/W | 0x00 | USB Host Transmit Configure Type Endpoint 4 | 795 |
| 0x14B | USBTXINTERVAL4 | R/W | 0x00 | USB Host Transmit Interval Endpoint 4 | 797 |
| 0x14C | USBRXTYPE4 | R/W | 0x00 | USB Host Configure Receive Type Endpoint 4 | 799 |
| 0x14D | USBRXINTERVAL4 | R/W | 0x00 | USB Host Receive Polling Interval Endpoint 4 | 801 |
| 0x150 | USBTXMAXP5 | R/W | 0x0000 | USB Maximum Transmit Data Endpoint 5 | 761 |
| 0x152 | USBTXCSRL5 | R/W | 0x00 | USB Transmit Control and Status Endpoint 5 Low | 772 |
| 0x153 | USBTXCSRH5 | R/W | 0x00 | USB Transmit Control and Status Endpoint 5 High | 777 |
| 0x154 | USBRXMAXP5 | R/W | 0x0000 | USB Maximum Receive Data Endpoint 5 | 781 |
| 0x156 | USBRXCSRL5 | R/W | 0x00 | USB Receive Control and Status Endpoint 5 Low | 783 |
| 0x157 | USBRXCSRH5 | R/W | 0x00 | USB Receive Control and Status Endpoint 5 High | 788 |
| 0x158 | USBRXCOUNT5 | RO | 0x0000 | USB Receive Byte Count Endpoint 5 | 793 |

Table 18-5. Universal Serial Bus (USB) Controller Register Map (continued)

| Offset | Name | Туре | Reset | Description | See page |
|--------|----------------|------|--------|---|-------------|
| 0x15A | USBTXTYPE5 | R/W | 0x00 | USB Host Transmit Configure Type Endpoint 5 | 795 |
| 0x15B | USBTXINTERVAL5 | R/W | 0x00 | USB Host Transmit Interval Endpoint 5 | 797 |
| 0x15C | USBRXTYPE5 | R/W | 0x00 | USB Host Configure Receive Type Endpoint 5 | 799 |
| 0x15D | USBRXINTERVAL5 | R/W | 0x00 | USB Host Receive Polling Interval Endpoint 5 | 801 |
| 0x160 | USBTXMAXP6 | R/W | 0x0000 | USB Maximum Transmit Data Endpoint 6 | 761 |
| 0x162 | USBTXCSRL6 | R/W | 0x00 | USB Transmit Control and Status Endpoint 6 Low | 772 |
| 0x163 | USBTXCSRH6 | R/W | 0x00 | USB Transmit Control and Status Endpoint 6 High | 777 |
| 0x164 | USBRXMAXP6 | R/W | 0x0000 | USB Maximum Receive Data Endpoint 6 | 781 |
| 0x166 | USBRXCSRL6 | R/W | 0x00 | USB Receive Control and Status Endpoint 6 Low | 783 |
| 0x167 | USBRXCSRH6 | R/W | 0x00 | USB Receive Control and Status Endpoint 6 High | 788 |
| 0x168 | USBRXCOUNT6 | RO | 0x0000 | USB Receive Byte Count Endpoint 6 | 793 |
| 0x16A | USBTXTYPE6 | R/W | 0x00 | USB Host Transmit Configure Type Endpoint 6 | 795 |
| 0x16B | USBTXINTERVAL6 | R/W | 0x00 | USB Host Transmit Interval Endpoint 6 | 797 |
| 0x16C | USBRXTYPE6 | R/W | 0x00 | USB Host Configure Receive Type Endpoint 6 | 799 |
| 0x16D | USBRXINTERVAL6 | R/W | 0x00 | USB Host Receive Polling Interval Endpoint 6 | 801 |
| 0x170 | USBTXMAXP7 | R/W | 0x0000 | USB Maximum Transmit Data Endpoint 7 | 761 |
| 0x172 | USBTXCSRL7 | R/W | 0x00 | USB Transmit Control and Status Endpoint 7 Low | 772 |
| 0x173 | USBTXCSRH7 | R/W | 0x00 | USB Transmit Control and Status Endpoint 7 High | 777 |
| 0x174 | USBRXMAXP7 | R/W | 0x0000 | USB Maximum Receive Data Endpoint 7 | 781 |
| 0x176 | USBRXCSRL7 | R/W | 0x00 | USB Receive Control and Status Endpoint 7 Low | 783 |
| 0x177 | USBRXCSRH7 | R/W | 0x00 | USB Receive Control and Status Endpoint 7 High | 788 |
| 0x178 | USBRXCOUNT7 | RO | 0x0000 | USB Receive Byte Count Endpoint 7 | 793 |
| 0x17A | USBTXTYPE7 | R/W | 0x00 | USB Host Transmit Configure Type Endpoint 7 | 795 |
| 0x17B | USBTXINTERVAL7 | R/W | 0x00 | USB Host Transmit Interval Endpoint 7 | 797 |
| 0x17C | USBRXTYPE7 | R/W | 0x00 | USB Host Configure Receive Type Endpoint 7 | 799 |
| 0x17D | USBRXINTERVAL7 | R/W | 0x00 | USB Host Receive Polling Interval Endpoint 7 | 801 |
| 0x180 | USBTXMAXP8 | R/W | 0x0000 | USB Maximum Transmit Data Endpoint 8 | 761 |
| 0x182 | USBTXCSRL8 | R/W | 0x00 | USB Transmit Control and Status Endpoint 8 Low | 772 |
| 0x183 | USBTXCSRH8 | R/W | 0x00 | USB Transmit Control and Status Endpoint 8 High | 777 |
| 0x184 | USBRXMAXP8 | R/W | 0x0000 | USB Maximum Receive Data Endpoint 8 | 781 |
| 0x186 | USBRXCSRL8 | R/W | 0x00 | USB Receive Control and Status Endpoint 8 Low | 783 |
| 0x187 | USBRXCSRH8 | R/W | 0x00 | USB Receive Control and Status Endpoint 8 High | 788 |

Table 18-5. Universal Serial Bus (USB) Controller Register Map (continued)

| Offset | Name | Туре | Reset | Description | See page |
|--------|-----------------|------|--------|--|-------------|
| 0x188 | USBRXCOUNT8 | RO | 0x0000 | USB Receive Byte Count Endpoint 8 | 793 |
| 0x18A | USBTXTYPE8 | R/W | 0x00 | USB Host Transmit Configure Type Endpoint 8 | 795 |
| 0x18B | USBTXINTERVAL8 | R/W | 0x00 | USB Host Transmit Interval Endpoint 8 | 797 |
| 0x18C | USBRXTYPE8 | R/W | 0x00 | USB Host Configure Receive Type Endpoint 8 | 799 |
| 0x18D | USBRXINTERVAL8 | R/W | 0x00 | USB Host Receive Polling Interval Endpoint 8 | 801 |
| 0x190 | USBTXMAXP9 | R/W | 0x0000 | USB Maximum Transmit Data Endpoint 9 | 761 |
| 0x192 | USBTXCSRL9 | R/W | 0x00 | USB Transmit Control and Status Endpoint 9 Low | 772 |
| 0x193 | USBTXCSRH9 | R/W | 0x00 | USB Transmit Control and Status Endpoint 9 High | 777 |
| 0x194 | USBRXMAXP9 | R/W | 0x0000 | USB Maximum Receive Data Endpoint 9 | 781 |
| 0x196 | USBRXCSRL9 | R/W | 0x00 | USB Receive Control and Status Endpoint 9 Low | 783 |
| 0x197 | USBRXCSRH9 | R/W | 0x00 | USB Receive Control and Status Endpoint 9 High | 788 |
| 0x198 | USBRXCOUNT9 | RO | 0x0000 | USB Receive Byte Count Endpoint 9 | 793 |
| 0x19A | USBTXTYPE9 | R/W | 0x00 | USB Host Transmit Configure Type Endpoint 9 | 795 |
| 0x19B | USBTXINTERVAL9 | R/W | 0x00 | USB Host Transmit Interval Endpoint 9 | 797 |
| 0x19C | USBRXTYPE9 | R/W | 0x00 | USB Host Configure Receive Type Endpoint 9 | 799 |
| 0x19D | USBRXINTERVAL9 | R/W | 0x00 | USB Host Receive Polling Interval Endpoint 9 | 801 |
| 0x1A0 | USBTXMAXP10 | R/W | 0x0000 | USB Maximum Transmit Data Endpoint 10 | 761 |
| 0x1A2 | USBTXCSRL10 | R/W | 0x00 | USB Transmit Control and Status Endpoint 10 Low | 772 |
| 0x1A3 | USBTXCSRH10 | R/W | 0x00 | USB Transmit Control and Status Endpoint 10 High | 777 |
| 0x1A4 | USBRXMAXP10 | R/W | 0x0000 | USB Maximum Receive Data Endpoint 10 | 781 |
| 0x1A6 | USBRXCSRL10 | R/W | 0x00 | USB Receive Control and Status Endpoint 10 Low | 783 |
| 0x1A7 | USBRXCSRH10 | R/W | 0x00 | USB Receive Control and Status Endpoint 10 High | 788 |
| 0x1A8 | USBRXCOUNT10 | RO | 0x0000 | USB Receive Byte Count Endpoint 10 | 793 |
| 0x1AA | USBTXTYPE10 | R/W | 0x00 | USB Host Transmit Configure Type Endpoint 10 | 795 |
| 0x1AB | USBTXINTERVAL10 | R/W | 0x00 | USB Host Transmit Interval Endpoint 10 | 797 |
| 0x1AC | USBRXTYPE10 | R/W | 0x00 | USB Host Configure Receive Type Endpoint 10 | 799 |
| 0x1AD | USBRXINTERVAL10 | R/W | 0x00 | USB Host Receive Polling Interval Endpoint 10 | 801 |
| 0x1B0 | USBTXMAXP11 | R/W | 0x0000 | USB Maximum Transmit Data Endpoint 11 | 761 |
| 0x1B2 | USBTXCSRL11 | R/W | 0x00 | USB Transmit Control and Status Endpoint 11 Low | 772 |
| 0x1B3 | USBTXCSRH11 | R/W | 0x00 | USB Transmit Control and Status Endpoint 11 High | 777 |
| 0x1B4 | USBRXMAXP11 | R/W | 0x0000 | USB Maximum Receive Data Endpoint 11 | 781 |
| 0x1B6 | USBRXCSRL11 | R/W | 0x00 | USB Receive Control and Status Endpoint 11 Low | 783 |

Table 18-5. Universal Serial Bus (USB) Controller Register Map (continued)

| Offset | Name | Туре | Reset | Description | See page |
|--------|-----------------|------|--------|--|-------------|
| 0x1B7 | USBRXCSRH11 | R/W | 0x00 | USB Receive Control and Status Endpoint 11 High | 788 |
| 0x1B8 | USBRXCOUNT11 | RO | 0x0000 | USB Receive Byte Count Endpoint 11 | 793 |
| 0x1BA | USBTXTYPE11 | R/W | 0x00 | USB Host Transmit Configure Type Endpoint 11 | 795 |
| 0x1BB | USBTXINTERVAL11 | R/W | 0x00 | USB Host Transmit Interval Endpoint 11 | 797 |
| 0x1BC | USBRXTYPE11 | R/W | 0x00 | USB Host Configure Receive Type Endpoint 11 | 799 |
| 0x1BD | USBRXINTERVAL11 | R/W | 0x00 | USB Host Receive Polling Interval Endpoint 11 | 801 |
| 0x1C0 | USBTXMAXP12 | R/W | 0x0000 | USB Maximum Transmit Data Endpoint 12 | 761 |
| 0x1C2 | USBTXCSRL12 | R/W | 0x00 | USB Transmit Control and Status Endpoint 12 Low | 772 |
| 0x1C3 | USBTXCSRH12 | R/W | 0x00 | USB Transmit Control and Status Endpoint 12 High | 777 |
| 0x1C4 | USBRXMAXP12 | R/W | 0x0000 | USB Maximum Receive Data Endpoint 12 | 781 |
| 0x1C6 | USBRXCSRL12 | R/W | 0x00 | USB Receive Control and Status Endpoint 12 Low | 783 |
| 0x1C7 | USBRXCSRH12 | R/W | 0x00 | USB Receive Control and Status Endpoint 12 High | 788 |
| 0x1C8 | USBRXCOUNT12 | RO | 0x0000 | USB Receive Byte Count Endpoint 12 | 793 |
| 0x1CA | USBTXTYPE12 | R/W | 0x00 | USB Host Transmit Configure Type Endpoint 12 | 795 |
| 0x1CB | USBTXINTERVAL12 | R/W | 0x00 | USB Host Transmit Interval Endpoint 12 | 797 |
| 0x1CC | USBRXTYPE12 | R/W | 0x00 | USB Host Configure Receive Type Endpoint 12 | 799 |
| 0x1CD | USBRXINTERVAL12 | R/W | 0x00 | USB Host Receive Polling Interval Endpoint 12 | 801 |
| 0x1D0 | USBTXMAXP13 | R/W | 0x0000 | USB Maximum Transmit Data Endpoint 13 | 761 |
| 0x1D2 | USBTXCSRL13 | R/W | 0x00 | USB Transmit Control and Status Endpoint 13 Low | 772 |
| 0x1D3 | USBTXCSRH13 | R/W | 0x00 | USB Transmit Control and Status Endpoint 13 High | 777 |
| 0x1D4 | USBRXMAXP13 | R/W | 0x0000 | USB Maximum Receive Data Endpoint 13 | 781 |
| 0x1D6 | USBRXCSRL13 | R/W | 0x00 | USB Receive Control and Status Endpoint 13 Low | 783 |
| 0x1D7 | USBRXCSRH13 | R/W | 0x00 | USB Receive Control and Status Endpoint 13 High | 788 |
| 0x1D8 | USBRXCOUNT13 | RO | 0x0000 | USB Receive Byte Count Endpoint 13 | 793 |
| 0x1DA | USBTXTYPE13 | R/W | 0x00 | USB Host Transmit Configure Type Endpoint 13 | 795 |
| 0x1DB | USBTXINTERVAL13 | R/W | 0x00 | USB Host Transmit Interval Endpoint 13 | 797 |
| 0x1DC | USBRXTYPE13 | R/W | 0x00 | USB Host Configure Receive Type Endpoint 13 | 799 |
| 0x1DD | USBRXINTERVAL13 | R/W | 0x00 | USB Host Receive Polling Interval Endpoint 13 | 801 |
| 0x1E0 | USBTXMAXP14 | R/W | 0x0000 | USB Maximum Transmit Data Endpoint 14 | 761 |
| 0x1E2 | USBTXCSRL14 | R/W | 0x00 | USB Transmit Control and Status Endpoint 14 Low | 772 |
| 0x1E3 | USBTXCSRH14 | R/W | 0x00 | USB Transmit Control and Status Endpoint 14 High | 777 |
| 0x1E4 | USBRXMAXP14 | R/W | 0x0000 | USB Maximum Receive Data Endpoint 14 | 781 |

Table 18-5. Universal Serial Bus (USB) Controller Register Map (continued)

| Offset | Name | Туре | Reset | Description | See page |
|--------|-----------------|------|--------|---|-------------|
| 0x1E6 | USBRXCSRL14 | R/W | 0x00 | USB Receive Control and Status Endpoint 14 Low | 783 |
| 0x1E7 | USBRXCSRH14 | R/W | 0x00 | USB Receive Control and Status Endpoint 14 High | 788 |
| 0x1E8 | USBRXCOUNT14 | RO | 0x0000 | USB Receive Byte Count Endpoint 14 | 793 |
| 0x1EA | USBTXTYPE14 | R/W | 0x00 | USB Host Transmit Configure Type Endpoint 14 | 795 |
| 0x1EB | USBTXINTERVAL14 | R/W | 0x00 | USB Host Transmit Interval Endpoint 14 | 797 |
| 0x1EC | USBRXTYPE14 | R/W | 0x00 | USB Host Configure Receive Type Endpoint 14 | 799 |
| 0x1ED | USBRXINTERVAL14 | R/W | 0x00 | USB Host Receive Polling Interval Endpoint 14 | 801 |
| 0x1F0 | USBTXMAXP15 | R/W | 0x0000 | USB Maximum Transmit Data Endpoint 15 | 761 |
| 0x1F2 | USBTXCSRL15 | R/W | 0x00 | USB Transmit Control and Status Endpoint 15 Low | 772 |
| 0x1F3 | USBTXCSRH15 | R/W | 0x00 | USB Transmit Control and Status Endpoint 15 High | 777 |
| 0x1F4 | USBRXMAXP15 | R/W | 0x0000 | USB Maximum Receive Data Endpoint 15 | 781 |
| 0x1F6 | USBRXCSRL15 | R/W | 0x00 | USB Receive Control and Status Endpoint 15 Low | 783 |
| 0x1F7 | USBRXCSRH15 | R/W | 0x00 | USB Receive Control and Status Endpoint 15 High | 788 |
| 0x1F8 | USBRXCOUNT15 | RO | 0x0000 | USB Receive Byte Count Endpoint 15 | 793 |
| 0x1FA | USBTXTYPE15 | R/W | 0x00 | USB Host Transmit Configure Type Endpoint 15 | 795 |
| 0x1FB | USBTXINTERVAL15 | R/W | 0x00 | USB Host Transmit Interval Endpoint 15 | 797 |
| 0x1FC | USBRXTYPE15 | R/W | 0x00 | USB Host Configure Receive Type Endpoint 15 | 799 |
| 0x1FD | USBRXINTERVAL15 | R/W | 0x00 | USB Host Receive Polling Interval Endpoint 15 | 801 |
| 0x304 | USBRQPKTCOUNT1 | R/W | 0x0000 | USB Request Packet Count in Block Transfer Endpoint 1 | 803 |
| 0x308 | USBRQPKTCOUNT2 | R/W | 0x0000 | USB Request Packet Count in Block Transfer Endpoint 2 | 803 |
| 0x30C | USBRQPKTCOUNT3 | R/W | 0x0000 | USB Request Packet Count in Block Transfer Endpoint 3 | 803 |
| 0x310 | USBRQPKTCOUNT4 | R/W | 0x0000 | USB Request Packet Count in Block Transfer Endpoint 4 | 803 |
| 0x314 | USBRQPKTCOUNT5 | R/W | 0x0000 | USB Request Packet Count in Block Transfer Endpoint 5 | 803 |
| 0x318 | USBRQPKTCOUNT6 | R/W | 0x0000 | USB Request Packet Count in Block Transfer Endpoint 6 | 803 |
| 0x31C | USBRQPKTCOUNT7 | R/W | 0x0000 | USB Request Packet Count in Block Transfer Endpoint 7 | 803 |
| 0x320 | USBRQPKTCOUNT8 | R/W | 0x0000 | USB Request Packet Count in Block Transfer Endpoint 8 | 803 |
| 0x324 | USBRQPKTCOUNT9 | R/W | 0x0000 | USB Request Packet Count in Block Transfer Endpoint 9 | 803 |

Table 18-5. Universal Serial Bus (USB) Controller Register Map (continued)

| Offset | Name | Туре | Reset | Description | See page |
|--------|-----------------|-------|-------------|--|-------------|
| 0x328 | USBRQPKTCOUNT10 | R/W | 0x0000 | USB Request Packet Count in Block Transfer Endpoint 10 | 803 |
| 0x32C | USBRQPKTCOUNT11 | R/W | 0x0000 | USB Request Packet Count in Block Transfer Endpoint 11 | 803 |
| 0x330 | USBRQPKTCOUNT12 | R/W | 0x0000 | USB Request Packet Count in Block Transfer Endpoint 12 | 803 |
| 0x334 | USBRQPKTCOUNT13 | R/W | 0x0000 | USB Request Packet Count in Block Transfer Endpoint 13 | 803 |
| 0x338 | USBRQPKTCOUNT14 | R/W | 0x0000 | USB Request Packet Count in Block Transfer Endpoint 14 | 803 |
| 0x33C | USBRQPKTCOUNT15 | R/W | 0x0000 | USB Request Packet Count in Block Transfer Endpoint 15 | 803 |
| 0x340 | USBRXDPKTBUFDIS | R/W | 0x0000 | USB Receive Double Packet Buffer Disable | 805 |
| 0x342 | USBTXDPKTBUFDIS | R/W | 0x0000 | USB Transmit Double Packet Buffer Disable | 807 |
| 0x400 | USBEPC | R/W | 0x0000.0000 | USB External Power Control | 809 |
| 0x404 | USBEPCRIS | RO | 0x0000.0000 | USB External Power Control Raw Interrupt Status | 812 |
| 0x408 | USBEPCIM | R/W | 0x0000.0000 | USB External Power Control Interrupt Mask | 813 |
| 0x40C | USBEPCISC | R/W | 0x0000.0000 | USB External Power Control Interrupt Status and Clear | 814 |
| 0x410 | USBDRRIS | RO | 0x0000.0000 | USB Device RESUME Raw Interrupt Status | 815 |
| 0x414 | USBDRIM | R/W | 0x0000.0000 | USB Device RESUME Interrupt Mask | 816 |
| 0x418 | USBDRISC | W1C | 0x0000.0000 | USB Device RESUME Interrupt Status and Clear | 817 |
| 0x41C | USBGPCS | R/W | 0x0000.0000 | USB General-Purpose Control and Status | 818 |
| 0x430 | USBVDC | R/W | 0x0000.0000 | USB VBUS Droop Control | 819 |
| 0x434 | USBVDCRIS | RO | 0x0000.0000 | USB VBUS Droop Control Raw Interrupt Status | 820 |
| 0x438 | USBVDCIM | R/W | 0x0000.0000 | USB VBUS Droop Control Interrupt Mask | 821 |
| 0x43C | USBVDCISC | R/W | 0x0000.0000 | USB VBUS Droop Control Interrupt Status and Clear | 822 |
| 0x444 | USBIDVRIS | RO | 0x0000.0000 | USB ID Valid Detect Raw Interrupt Status | 823 |
| 0x448 | USBIDVIM | R/W | 0x0000.0000 | USB ID Valid Detect Interrupt Mask | 824 |
| 0x44C | USBIDVISC | R/W1C | 0x0000.0000 | USB ID Valid Detect Interrupt Status and Clear | 825 |
| 0x450 | USBDMASEL | R/W | 0x0033.2211 | USB DMA Select | 826 |

18.6 Register Descriptions

The LM3S5P56 USB controller has On-The-Go (OTG) capabilities as specified in the USB0 bit field in the **DC6** register (see page 151).

OTG B /
Device

This icon indicates that the register is used in OTG B or Device mode. Some registers are used for both Host and Device mode and may have different bit definitions depending on the mode.

OTG A /

This icon indicates that the register is used in OTG A or Host mode. Some registers are used for both Host and Device mode and may have different bit definitions depending on the mode. The USB controller is in OTG B or Device mode upon reset, so the reset values shown for these registers apply to the Device mode definition.

OTG

This icon indicates that the register is used for OTG-specific functions such as ID detection and negotiation. Once OTG negotiation is complete, then the USB controller registers are used according to their Host or Device mode meanings depending on whether the OTG negotiations made the USB controller OTG A (Host) or OTG B (Device).

Register 1: USB Device Functional Address (USBFADDR), offset 0x000




USBFADDR is an 8-bit register that contains the 7-bit address of the Device part of the transaction.

When the USB controller is being used in Device mode (the HOST bit in the **USBDEVCTL** register is clear), this register must be written with the address received through a SET_ADDRESS command, which is then used for decoding the function address in subsequent token packets.

Important: See the section called "Setting the Device Address" on page 696 for special considerations when writing this register.

USB Device Functional Address (USBFADDR)

Base 0x4005.0000 Offset 0x000 Type R/W, reset 0x00



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 7 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 6:0 | FUNCADDR | R/W | 0x00 | Function Address |

Function Address of Device as received through SET_ADDRESS.

Register 2: USB Power (USBPOWER), offset 0x001



USBPOWER is an 8-bit register used for controlling SUSPEND and RESUME signaling and some basic operational aspects of the USB controller.

OTG B / Device

OTG A / Host Mode

USB Power (USBPOWER)

Base 0x4005.0000 Offset 0x001 Type R/W, reset 0x20



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|-------|-------|---|
| 7:4 | reserved | RO | 0x2 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 3 | RESET | R/W | 0 | RESET Signaling |
| | | | | Value Description |
| | | | | 1 Enables RESET signaling on the bus. |
| | | | | 0 Ends RESET signaling on the bus. |
| | | | | |
| 2 | RESUME | R/W | 0 | RESUME Signaling |
| | | | | Value Description |
| | | | | 1 Enables RESUME signaling when the Device is in SUSPEND mode. |
| | | | | 0 Ends RESUME signaling on the bus. |
| | | | | This bit must be cleared by software 20 ms after being set. |
| 1 | SUSPEND | R/W1S | 0 | SUSPEND Mode |
| | | | | Value Description |

Enables SUSPEND mode.

No effect.

1

| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|------------------------------|
| 0 | PWRDNPHY | R/W | 0 | Power Down PHY |
| | | | | Value Description |
| | | | | 1 Powers down the internal I |

Powers down the internal USB PHY.

0 No effect.

OTG B / Device Mode

USB Power (USBPOWER)

Base 0x4005.0000 Offset 0x001 Type R/W, reset 0x20

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|-------|----------|----------|----|-------|--------|---------|----------|
| | ISOUP | SOFTCONN | reserved | | RESET | RESUME | SUSPEND | PWRDNPHY |
| Type | R/W | R/W | RO | RO | RO | R/W | RO | R/W |
| Donot | 0 | 0 | 4 | 0 | 0 | 0 | 0 | 0 |

| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 7 | ISOUP | R/W | 0 | Isochronous Update |
| | | | | Value Description |
| | | | | The USB controller waits for an SOF token from the time the TXRDY bit is set in the USBTXCSRLn register before sending the packet. If an IN token is received before an SOF token, then a zero-length data packet is sent. |
| | | | | 0 No effect. |
| | | | | Note: This bit is only valid for isochronous transfers. |
| 6 | SOFTCONN | R/W | 0 | Soft Connect/Disconnect |
| | | | | Value Description |
| | | | | 1 The USB D+/D- lines are enabled. |
| | | | | 0 The USB D+/D- lines are tri-stated. |
| 5:4 | reserved | RO | 0x2 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 3 | RESET | RO | 0 | RESET Signaling |
| | | | | Value Description |
| | | | | 1 RESET signaling is present on the bus. |
| | | | | 0 RESET signaling is not present on the bus. |

RESET signaling is not present on the bus.

| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|--|
| 2 | RESUME | R/W | 0 | RESUME Signaling |
| | | | | Value Description 1 Enables RESUME signaling when the Device is in SUSPEND mode. 0 Ends RESUME signaling on the bus. This bit must be cleared by software 10 ms (a maximum of 15 ms) after being set. |
| 1 | SUSPEND | RO | 0 | SUSPEND Mode Value Description 1 The USB controller is in SUSPEND mode. 0 This bit is cleared when software reads the interrupt register or sets the RESUME bit above. |
| 0 | PWRDNPHY | R/W | 0 | Power Down PHY Value Description 1 Powers down the internal USB PHY. 0 No effect. |

Register 3: USB Transmit Interrupt Status (USBTXIS), offset 0x002

Important: Use caution when reading this register. Performing a read may change bit status.

OTG A / Host

OTG B /

USBTXIS is a 16-bit read-only register that indicates which interrupts are currently active for endpoint 0 and the transmit endpoints 1-15. The meaning of the \mathtt{EPn} bits in this register is based on the mode of the device. The $\mathtt{EP1}$ through $\mathtt{EP15}$ bits always indicate that the USB controller is sending data; however, in Host mode, the bits refer to OUT endpoints; while in Device mode, the bits refer to IN endpoints. The $\mathtt{EP0}$ bit is special in Host and Device modes and indicates that either a control IN or control OUT endpoint has generated an interrupt.

Note: Bits relating to endpoints that have not been configured always return 0. Note also that all active interrupts are cleared when this register is read.

USB Transmit Interrupt Status (USBTXIS)

Base 0x4005.0000 Offset 0x002 Type RO, reset 0x0000

| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|------|------|------|------|------|------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| | EP15 | EP14 | EP13 | EP12 | EP11 | EP10 | EP9 | EP8 | EP7 | EP6 | EP5 | EP4 | EP3 | EP2 | EP1 | EP0 |
| Type | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit/Field | Name | Туре | Reset | Description |
|-----------|------|------|-------|---|
| 15 | EP15 | RO | 0 | TX Endpoint 15 Interrupt |
| | | | | Value Description 0 No interrupt. 1 The Endpoint 15 transmit interrupt is asserted. |
| 14 | EP14 | RO | 0 | TX Endpoint 14 Interrupt Same description as EP15. |
| 13 | EP13 | RO | 0 | TX Endpoint 13 Interrupt Same description as EP15. |
| 12 | EP12 | RO | 0 | TX Endpoint 12 Interrupt Same description as EP15. |
| 11 | EP11 | RO | 0 | TX Endpoint 11 Interrupt Same description as EP15. |
| 10 | EP10 | RO | 0 | TX Endpoint 10 Interrupt Same description as EP15. |
| 9 | EP9 | RO | 0 | TX Endpoint 9 Interrupt Same description as EP15. |
| 8 | EP8 | RO | 0 | TX Endpoint 8 Interrupt Same description as EP15. |

| Bit/Field | Name | Туре | Reset | Description |
|-----------|------|------|-------|--|
| 7 | EP7 | RO | 0 | TX Endpoint 7 Interrupt |
| | | | | Same description as EP15. |
| 6 | EP6 | RO | 0 | TX Endpoint 6 Interrupt |
| | | | | Same description as EP15. |
| 5 | EP5 | RO | 0 | TX Endpoint 5 Interrupt Same description as EP15. |
| 4 | EP4 | RO | 0 | TX Endpoint 4 Interrupt |
| 4 | LF4 | KO | U | Same description as EP15. |
| 3 | EP3 | RO | 0 | TX Endpoint 3 Interrupt |
| | | | | Same description as EP15. |
| 2 | EP2 | RO | 0 | TX Endpoint 2 Interrupt |
| | | | | Same description as EP15. |
| 1 | EP1 | RO | 0 | TX Endpoint 1 Interrupt |
| | | | | Same description as EP15. |
| 0 | EP0 | RO | 0 | TX and RX Endpoint 0 Interrupt |
| | | | | Same description as EP15. |

Register 4: USB Receive Interrupt Status (USBRXIS), offset 0x004

Important: Use caution when reading this register. Performing a read may change bit status.

OTG A /

USBRXIS is a 16-bit read-only register that indicates which of the interrupts for receive endpoints 1–15 are currently active.

Note: Bits relating to endpoints that have not been configured always return 0. Note also that all active interrupts are cleared when this register is read.

OTG B /
Device

USB Receive Interrupt Status (USBRXIS)

Base 0x4005.0000 Offset 0x004 Type RO, reset 0x0000

| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|------|------|------|------|------|------|------|-----|-----|-----|-----|-----|-----|-----|-----|-----|----------|--|
| | EP15 | EP14 | EP13 | EP12 | EP11 | EP10 | EP9 | EP8 | EP7 | EP6 | EP5 | EP4 | EP3 | EP2 | EP1 | reserved | |
| Туре | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | |
| D 4 | ^ | _ | ^ | _ | ^ | _ | ^ | _ | • | _ | _ | ^ | _ | _ | ^ | ^ | |

| Bit/Field | Name | Туре | Reset | Description |
|-----------|------|------|-------|--|
| | | | | Description |
| 15 | EP15 | RO | 0 | RX Endpoint 15 Interrupt |
| | | | | Value Description |
| | | | | 0 No interrupt. |
| | | | | 1 The Endpoint 15 receive interrupt is asserted. |
| 14 | EP14 | RO | 0 | RX Endpoint 14 Interrupt |
| | | | | Same description as EP15. |
| 13 | EP13 | RO | 0 | RX Endpoint 13 Interrupt |
| | | | | Same description as EP15. |
| 12 | EP12 | RO | 0 | RX Endpoint 12 Interrupt |
| | | | Ū | Same description as EP15. |
| 11 | EP11 | RO | 0 | |
| 11 | EPII | RO | U | RX Endpoint 11 Interrupt |
| | | | | Same description as EP15. |
| 10 | EP10 | RO | 0 | RX Endpoint 10 Interrupt |
| | | | | Same description as EP15. |
| 9 | EP9 | RO | 0 | RX Endpoint 9 Interrupt |
| | | | | Same description as EP15. |
| 8 | EP8 | RO | 0 | RX Endpoint 8 Interrupt |
| | | | | Same description as EP15. |
| 7 | EP7 | RO | 0 | RX Endpoint 7 Interrupt |
| | | | | Same description as EP15. |
| 6 | EP6 | RO | 0 | RX Endpoint 6 Interrupt |
| U | LIO | NO | U | Same description as EP15. |
| | | | | Dame description as EF15. |

| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 5 | EP5 | RO | 0 | RX Endpoint 5 Interrupt |
| | | | | Same description as EP15. |
| 4 | EP4 | RO | 0 | RX Endpoint 4 Interrupt |
| | | | | Same description as EP15. |
| 3 | EP3 | RO | 0 | RX Endpoint 3 Interrupt |
| | | | | Same description as EP15. |
| 2 | EP2 | RO | 0 | RX Endpoint 2 Interrupt |
| | | | | Same description as EP15. |
| 1 | EP1 | RO | 0 | RX Endpoint 1 Interrupt |
| | | | | Same description as EP15. |
| 0 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |

Register 5: USB Transmit Interrupt Enable (USBTXIE), offset 0x006



USBTXIE is a 16-bit register that provides interrupt enable bits for the interrupts in the **USBTXIS** register. When a bit is set, the USB interrupt is asserted to the interrupt controller when the corresponding interrupt bit in the **USBTXIS** register is set. When a bit is cleared, the interrupt in the **USBTXIS** register is still set but the USB interrupt to the interrupt controller is not asserted. On reset, all interrupts are enabled.

OTG B / Device

USB Transmit Interrupt Enable (USBTXIE)

Base 0x4005.0000 Offset 0x006

EP6

6

R/W

Type R/W, reset 0xFFFF

| Гуре | R/W, rese | et 0xFFFF | - | | | | | | | | | | | | | |
|---------------|-----------|-----------|----------|----------|----------|----------|----------|----------|----------|-------------|----------|-----------|----------|------------|-----------|----------|
| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | EP15 | EP14 | EP13 | EP12 | EP11 | EP10 | EP9 | EP8 | EP7 | EP6 | EP5 | EP4 | EP3 | EP2 | EP1 | EP0 |
| Type Reset | R/W 1 | R/W 1 | R/W 1 | R/W 1 | R/W 1 | R/W 1 | R/W 1 | R/W 1 | R/W 1 | R/W 1 | R/W 1 | R/W 1 | R/W 1 | R/W 1 | R/W 1 | R/W 1 |
| E | Bit/Field | | Nam | ne | Ту | ре | Reset | Des | cription | | | | | | | |
| | 15 | | EP1 | 5 | R/ | W | 1 | TXI | Endpoint | 15 Inter | rupt Ena | ıble | | | | |
| | | | | | | | | Val | ue Desc | cription | | | | | | |
| | | | | | | | | 1 | | iterrupt is | | | | troller wh | nen the E | :P15 bit |
| | | | | | | | | 0 | | EP15 tra | | errupt is | suppres | sed and | not sen | t to the |
| | 14 | | EP1 | 4 | R/ | W | 1 | TXI | Endpoint | 14 Inter | rupt Ena | ıble | | | | |
| | | | | | | | | San | ne descr | iption as | EP15. | | | | | |
| | 13 | | EP1 | 3 | R/ | W | 1 | TXI | Endpoint | 13 Inter | rupt Ena | ıble | | | | |
| | | | | | | | | San | ne descr | iption as | EP15. | | | | | |
| | 12 | | EP1 | 2 | R/ | W | 1 | TXI | Endpoint | 12 Inter | rupt Ena | ble | | | | |
| | | | | | | | | San | ne descr | iption as | EP15. | | | | | |
| | 11 | | EP1 | 1 | R/ | W | 1 | TXI | Endpoint | 11 Inter | rupt Ena | ble | | | | |
| | | | | | | | | San | ne descr | iption as | EP15. | | | | | |
| | 10 | | EP1 | 0 | R/ | W | 1 | TXI | Endpoint | 10 Inter | rupt Ena | ıble | | | | |
| | | | | | | | | San | ne descr | iption as | EP15. | | | | | |
| | 9 | | EPS | 9 | R/ | W | 1 | | | 9 Interru | • | ole | | | | |
| | | | | | | | | San | ne descr | iption as | EP15. | | | | | |
| | 8 | | EP | 3 | R/ | W | 1 | | | 8 Interru | • | le | | | | |
| | | | | | | | | San | ne descr | iption as | EP15. | | | | | |
| | 7 | | EP | 7 | R/ | W | 1 | | | 7 Interru | | ole | | | | |
| | | | | | | | | San | ne descr | iption as | EP15. | | | | | |

TX Endpoint 6 Interrupt Enable Same description as EP15.

| Bit/Field | Name | Туре | Reset | Description |
|-----------|------|------|-------|---|
| 5 | EP5 | R/W | 1 | TX Endpoint 5 Interrupt Enable |
| | | | | Same description as EP15. |
| 4 | EP4 | R/W | 1 | TX Endpoint 4 Interrupt Enable |
| | | | | Same description as EP15. |
| 3 | EP3 | R/W | 1 | TX Endpoint 3 Interrupt Enable |
| 0 | ED0 | DAM | 4 | Same description as EP15. |
| 2 | EP2 | R/W | 1 | TX Endpoint 2 Interrupt Enable Same description as EP15. |
| 1 | EP1 | R/W | 1 | TX Endpoint 1 Interrupt Enable |
| · | | | • | Same description as EP15. |
| 0 | EP0 | R/W | 1 | TX and RX Endpoint 0 Interrupt Enable |
| | | | | Same description as EP15. |

Register 6: USB Receive Interrupt Enable (USBRXIE), offset 0x008



USBRXIE is a 16-bit register that provides interrupt enable bits for the interrupts in the **USBRXIS** register. When a bit is set, the USB interrupt is asserted to the interrupt controller when the corresponding interrupt bit in the **USBRXIS** register is set. When a bit is cleared, the interrupt in the **USBRXIS** register is still set but the USB interrupt to the interrupt controller is not asserted. On reset, all interrupts are enabled.

OTG B / Device

USB Receive Interrupt Enable (USBRXIE)

Base 0x4005.0000

| Offset 0x008 Type R/W, reset 0xFFFE | | | | | | | | | | | | | | | | |
|-------------------------------------|-----------|----------|----------|----------|----------|----------|----------|----------|----------|--------------------------------|----------|-----------|----------|------------|-----------|----------|
| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | EP15 | EP14 | EP13 | EP12 | EP11 | EP10 | EP9 | EP8 | EP7 | EP6 | EP5 | EP4 | EP3 | EP2 | EP1 | reserved |
| Type Reset | R/W 1 | R/W 1 | R/W 1 | R/W 1 | R/W 1 | R/W 1 | R/W 1 | R/W 1 | R/W 1 | R/W 1 | R/W 1 | R/W 1 | R/W 1 | R/W 1 | R/W 1 | RO 0 |
| | | | | | | | | | | | | | | | | |
| E | Bit/Field | | Nam | ne | Ту | ре | Reset | Des | cription | | | | | | | |
| | 15 | | EP1 | 5 | R/ | W | 1 | RX | Endpoin | t 15 Inter | rupt Ena | able | | | | |
| | | | | | | | | Valı | ue Desc | cription | | | | | | |
| | | | | | | | | 1 | | nterrupt is e USBR) | | | | troller wh | nen the I | EP15 bit |
| | | | | | | | | 0 | | EP15 rec | | errupt is | suppress | sed and | not sent | to the |
| | 14 | | EP1 | 4 | R/ | W | 1 | RX | Endpoin | t 14 Inter | rupt Ena | able | | | | |
| | | | | | | | | San | ne descr | iption as | EP15. | | | | | |
| | 13 | | EP1 | 3 | R/ | W | 1 | RX | Endpoin | t 13 Inter | rupt Ena | able | | | | |
| | | | | | | | | San | ne descr | iption as | EP15. | | | | | |
| | 12 | | EP1 | 2 | R/ | W | 1 | RX | Endpoin | t 12 Inter | rupt Ena | able | | | | |
| | | | | | | | | San | ne descr | iption as | EP15. | | | | | |
| | 11 | | EP1 | 1 | R/ | W | 1 | RX | Endpoin | t 11 Inter | rupt Ena | ble | | | | |
| | | | | | | | | San | ne descr | iption as | EP15. | | | | | |
| | 10 | | EP1 | 0 | R/ | W | 1 | RX | Endpoin | t 10 Inter | rupt Ena | able | | | | |
| | | | | | | | | San | ne descr | iption as | EP15. | | | | | |
| | 9 | | EP! | 9 | R/ | W | 1 | RX | Endpoin | t 9 Intern | upt Enat | ole | | | | |
| | | | | | | | | San | ne descr | iption as | EP15. | | | | | |
| | 8 | | EP | В | R/ | W | 1 | RX | Endpoin | t 8 Intern | upt Enat | ole | | | | |
| | | | | | | | | San | ne descr | iption as | EP15. | | | | | |
| | 7 | | EP: | 7 | R/ | W | 1 | RX | Endpoin | t 7 Interr | upt Enat | ole | | | | |
| | | | | | | | | San | ne descr | iption as | EP15. | | | | | |
| | 6 | | EP | 6 | R/ | W | 1 | RX | Endpoin | t 6 Intern | upt Enat | ole | | | | |
| | | | | | | | | | | | | | | | | |

Same description as EP15.

| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 5 | EP5 | R/W | 1 | RX Endpoint 5 Interrupt Enable |
| | | | | Same description as EP15. |
| 4 | EP4 | R/W | 1 | RX Endpoint 4 Interrupt Enable |
| | | | | Same description as EP15. |
| 3 | EP3 | R/W | 1 | RX Endpoint 3 Interrupt Enable |
| | | | | Same description as EP15. |
| 2 | EP2 | R/W | 1 | RX Endpoint 2 Interrupt Enable |
| | | | | Same description as EP15. |
| 1 | EP1 | R/W | 1 | RX Endpoint 1 Interrupt Enable |
| | | | | Same description as EP15. |
| 0 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |

Register 7: USB General Interrupt Status (USBIS), offset 0x00A

Important: Use caution when reading this register. Performing a read may change bit status.

OTG A /


USBIS is an 8-bit read-only register that indicates which USB interrupts are currently active. All active interrupts are cleared when this register is read.



OTG A / Host Mode

USB General Interrupt Status (USBIS)

Base 0x4005.0000 Offset 0x00A Type RO, reset 0x00




| Bit/Field | Name | Туре | Reset | Description |
|-----------|---------|------|-------|---|
| 7 | VBUSERR | RO | 0 | VBUS Error |
| | | | | Value Description |
| | | | | VBUS has dropped below the VBUS Valid threshold during a session. |
| | | | | 0 No interrupt. |
| 6 | SESREQ | RO | 0 | SESSION REQUEST |
| | | | | Value Description |
| | | | | 1 SESSION REQUEST signaling has been detected. |
| | | | | 0 No interrupt. |
| 5 | DISCON | RO | 0 | Session Disconnect |
| | | | | Value Description |
| | | | | 1 A Device disconnect has been detected. |
| | | | | 0 No interrupt. |
| 4 | CONN | RO | 0 | Session Connect |
| | | | | Value Description |
| | | | | 1 A Device connection has been detected. |
| | | | | 0 No interrupt. |

| Bit/Field | Name | Туре | Reset | Description | | | | | |
|-----------|----------|------|-------|---|--|--|--|--|--|
| 3 | SOF | RO | 0 | Start of Frame | | | | | |
| | | | | Value Description | | | | | |
| | | | | 1 A new frame has started. | | | | | |
| | | | | 0 No interrupt. | | | | | |
| 2 | BABBLE | RO | 0 | Babble Detected | | | | | |
| | | | | Value Description | | | | | |
| | | | | Babble has been detected. This interrupt is active only after the first SOF has been sent. | | | | | |
| | | | | 0 No interrupt. | | | | | |
| 1 | RESUME | RO | 0 | RESUME Signaling Detected | | | | | |
| | | | | Value Description | | | | | |
| | | | | 1 RESUME signaling has been detected on the bus while the USB controller is in SUSPEND mode. | | | | | |
| | | | | 0 No interrupt. | | | | | |
| | | | | This interrupt can only be used if the USB controller's system clock is enabled. If the user disables the clock programming, the USBDRRIS , USBDRIM , and USBDRISC registers should be used. | | | | | |
| 0 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. | | | | | |

OTG B / Device Mode

USB General Interrupt Status (USBIS)

Base 0x4005.0000 Offset 0x00A Type RO, reset 0x00



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 7:4 | reserved | RO | 0x0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 3 | SOF | RO | 0 | Start of Frame |
| | | | | Value Description |

Value Description

- A new frame has started.
- 0 No interrupt.

| Bit/Field | Name | Туре | Reset | Description |
|-----------|---------|------|-------|---|
| 2 | RESET | RO | 0 | RESET Signaling Detected |
| | | | | Value Description RESET signaling has been detected on the bus. No interrupt. |
| 1 | RESUME | RO | 0 | RESUME Signaling Detected Value Description 1 RESUME signaling has been detected on the bus while the USB controller is in SUSPEND mode. |
| 0 | SUSPEND | RO | 0 | 0 No interrupt. This interrupt can only be used if the USB controller's system clock is enabled. If the user disables the clock programming, the USBDRIIS, USBDRIM, and USBDRISC registers should be used. SUSPEND Signaling Detected |
| | | | | Value Description SUSPEND signaling has been detected on the bus. No interrupt. |

Register 8: USB Interrupt Enable (USBIE), offset 0x00B




USBIE is an 8-bit register that provides interrupt enable bits for each of the interrupts in **USBIS**. At reset interrupts 1 and 2 are enabled in Device mode.

OTG B /

OTG A / Host Mode

USB Interrupt Enable (USBIE)

Base 0x4005.0000 Offset 0x00B Type R/W, reset 0x06



| Bit/Field | Name | Туре | Reset | Description |
|-----------|---------|------|-------|--|
| 7 | VBUSERR | R/W | 0 | Enable VBUS Error Interrupt |
| | | | | Value Description |
| | | | | An interrupt is sent to the interrupt controller when the VBUSERR bit in the USBIS register is set. |
| | | | | The VBUSERR interrupt is suppressed and not sent to the interrupt controller. |
| 6 | SESREQ | R/W | 0 | Enable Session Request |
| | | | | Value Description |
| | | | | An interrupt is sent to the interrupt controller when the SESREEQ bit in the USBIS register is set. |
| | | | | The SESREQ interrupt is suppressed and not sent to the interrupt controller. |
| 5 | DISCON | R/W | 0 | Enable Disconnect Interrupt |
| | | | | Value Description |


- An interrupt is sent to the interrupt controller when the DISCON bit in the USBIS register is set.
- The DISCON interrupt is suppressed and not sent to the interrupt controller.

| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 4 | CONN | R/W | 0 | Enable Connect Interrupt |
| | | | | Value Description |
| | | | | An interrupt is sent to the interrupt controller when the CONN bit in the USBIS register is set. |
| | | | | 0 The CONN interrupt is suppressed and not sent to the interrupt controller. |
| 3 | SOF | R/W | 0 | Enable Start-of-Frame Interrupt |
| | | | | Value Description |
| | | | | An interrupt is sent to the interrupt controller SOF the CONN bit in the USBIS register is set. |
| | | | | O The SOF interrupt is suppressed and not sent to the interrupt controller. |
| 2 | BABBLE | R/W | 1 | Enable Babble Interrupt |
| | | | | Value Description |
| | | | | An interrupt is sent to the interrupt controller when the BABBLE bit in the USBIS register is set. |
| | | | | O The BABBLE interrupt is suppressed and not sent to the interrupt controller. |
| 1 | RESUME | R/W | 1 | Enable RESUME Interrupt |
| | | | | Value Description |
| | | | | An interrupt is sent to the interrupt controller when the RESUME bit in the USBIS register is set. |
| | | | | O The RESUME interrupt is suppressed and not sent to the interrupt controller. |
| 0 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |

OTG B / Device Mode

USB Interrupt Enable (USBIE)

Base 0x4005.0000 Offset 0x00B Type R/W, reset 0x06



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 7:4 | reserved | RO | 0x0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 3 | SOF | R/W | 0 | Enable Start-of-Frame Interrupt |
| | | | | Value Description |
| | | | | An interrupt is sent to the interrupt controller when the SOF bit in the USBIS register is set. |
| | | | | O The SOF interrupt is suppressed and not sent to the interrupt controller. |
| 2 | RESET | R/W | 1 | Enable RESET Interrupt |
| | | | | Value Description |
| | | | | An interrupt is sent to the interrupt controller when the RESET bit in the USBIS register is set. |
| | | | | O The RESET interrupt is suppressed and not sent to the interrupt controller. |
| 1 | RESUME | R/W | 1 | Enable RESUME Interrupt |
| | | | | Value Description |
| | | | | An interrupt is sent to the interrupt controller when the RESUME bit in the USBIS register is set. |
| | | | | O The RESUME interrupt is suppressed and not sent to the interrupt controller. |
| 0 | SUSPEND | R/W | 0 | Enable SUSPEND Interrupt |
| | | | | Value Description |
| | | | | An interrupt is sent to the interrupt controller when the SUSPEND bit in the USBIS register is set. |
| | | | | O The SUSPEND interrupt is suppressed and not sent to the interrupt controller. |

Register 9: USB Frame Value (USBFRAME), offset 0x00C

OTG A /


USBFRAME is a 16-bit read-only register that holds the last received frame number.

Host

USB Frame Value (USBFRAME)

Base 0x4005.0000 Offset 0x00C Type RO, reset 0x0000

OTG B / Device



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 15:11 | reserved | RO | 0x0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 10:0 | FRAME | RO | 0x000 | Frame Number |

Register 10: USB Endpoint Index (USBEPIDX), offset 0x00E




Each endpoint's buffer can be accessed by configuring a FIFO size and starting address. The **USBEPIDX** 16-bit register is used with the **USBTXFIFOSZ**, **USBRXFIFOSZ**, **USBTXFIFOADD**, and **USBRXFIFOADD** registers.

OTG B / Device

USB Endpoint Index (USBEPIDX)

Base 0x4005.0000 Offset 0x00E Type R/W, reset 0x00



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 7:4 | reserved | RO | 0x0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 3:0 | EPIDX | R/W | 0x0 | Endpoint Index |

This bit field configures which endpoint is accessed when reading or writing to one of the USB controller's indexed registers. A value of 0x0 corresponds to Endpoint 0 and a value of 0xF corresponds to Endpoint 15.

Register 11: USB Test Mode (USBTEST), offset 0x00F



USBTEST is an 8-bit register that is primarily used to put the USB controller into one of the four test modes for operation described in the *USB 2.0 Specification*, in response to a SET FEATURE: USBTESTMODE command. This register is not used in normal operation.




Note: Only one of these bits should be set at any time.

OTG A / Host Mode

USB Test Mode (USBTEST)

Base 0x4005.0000 Offset 0x00F Type R/W, reset 0x00



| Bit/Field | Name | туре | Reset | Description | |
|-----------|--------|------|-------|----------------|-----|
| 7 | FORCEH | R/W | 0 | Force Host Mod | le. |

Value Description

- Forces the USB controller to enter Host mode when the SESSION bit is set, regardless of whether the USB controller is connected to any peripheral. The state of the USBODP and USBODM signals is ignored. The USB controller then remains in Host mode until the SESSION bit is cleared, even if a Device is disconnected. If the FORCEH bit remains set, the USB controller re-enters Host mode the next time the SESSION bit is set.
- 0 No effect.

While in this mode, status of the bus connection may be read using the DEV bit of the ${\tt USBDEVCTL}$ register. The operating speed is determined from the <code>FORCEFS</code> bit.

| 6 | FIFOACC | R/W1S | 0 | FIFO Access |
|---|---------|-------|---|-------------|
| | | | | |

Value Description

- Transfers the packet in the endpoint 0 transmit FIFO to the endpoint 0 receive FIFO.
- No effect.

This bit is cleared automatically.

5 FORCEFS R/W 0 Force Full-Speed Mode

Value Description

- Forces the USB controller into Full-Speed mode upon receiving a USB RESET.
- 0 The USB controller operates at Low Speed.

| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 4:0 | reserved | RO | 0x0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |

OTG B / Device Mode

USB Test Mode (USBTEST)

Base 0x4005.0000 Offset 0x00F Type R/W, reset 0x00

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|----------|-----------------|-----|----|----|----------|----|----|
| | reserved | FIFOACC FORCEFS | | | | reserved | | _ |
| Type | RO | R/W1S | R/W | RO | RO | RO | RO | RO |
| Reset | Ω | 0 | Ω | 0 | 0 | 0 | Λ | Ω |

| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|-------|-------|---|
| 7 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 6 | FIFOACC | R/W1S | 0 | FIFO Access |
| | | | | Value Description |
| | | | | 1 Transfers the packet in the endpoint 0 transmit FIFO to the endpoint 0 receive FIFO. |
| | | | | 0 No effect. |
| | | | | This bit is cleared automatically. |
| 5 | FORCEFS | R/W | 0 | Force Full-Speed Mode |
| | | | | Value Description |
| | | | | 1 Forces the USB controller into Full-Speed mode upon receiving a USB RESET. |
| | | | | 0 The USB controller operates at Low Speed. |
| 4:0 | reserved | RO | 0x0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |

Register 12: USB FIFO Endpoint 0 (USBFIFO0), offset 0x020 Register 13: USB FIFO Endpoint 1 (USBFIFO1), offset 0x024 Register 14: USB FIFO Endpoint 2 (USBFIFO2), offset 0x028 Register 15: USB FIFO Endpoint 3 (USBFIFO3), offset 0x02C Register 16: USB FIFO Endpoint 4 (USBFIFO4), offset 0x030 Register 17: USB FIFO Endpoint 5 (USBFIFO5), offset 0x034 Register 18: USB FIFO Endpoint 6 (USBFIFO6), offset 0x038 Register 19: USB FIFO Endpoint 7 (USBFIFO7), offset 0x03C Register 20: USB FIFO Endpoint 8 (USBFIFO8), offset 0x040 Register 21: USB FIFO Endpoint 9 (USBFIFO9), offset 0x044 Register 22: USB FIFO Endpoint 10 (USBFIFO10), offset 0x048 Register 23: USB FIFO Endpoint 11 (USBFIFO11), offset 0x04C Register 24: USB FIFO Endpoint 12 (USBFIFO12), offset 0x050 Register 25: USB FIFO Endpoint 13 (USBFIFO13), offset 0x054 Register 26: USB FIFO Endpoint 14 (USBFIFO14), offset 0x058 Register 27: USB FIFO Endpoint 15 (USBFIFO15), offset 0x05C

Important: Use caution when reading this register. Performing a read may change bit status.

OTG A / Host These 32-bit registers provide an address for CPU access to the FIFOs for each endpoint. Writing to these addresses loads data into the Transmit FIFO for the corresponding endpoint. Reading from these addresses unloads data from the Receive FIFO for the corresponding endpoint.

OTG B /
Device


Transfers to and from FIFOs may be 8-bit, 16-bit or 32-bit as required, and any combination of accesses is allowed provided the data accessed is contiguous. All transfers associated with one packet must be of the same width so that the data is consistently byte-, halfword- or word-aligned. However, the last transfer may contain fewer bytes than the previous transfers in order to complete an odd-byte or odd-word transfer.

Depending on the size of the FIFO and the expected maximum packet size, the FIFOs support either single-packet or double-packet buffering (see the section called "Single-Packet Buffering" on page 694). Burst writing of multiple packets is not supported as flags must be set after each packet is written.

Following a STALL response or a transmit error on endpoint 1–15, the associated FIFO is completely flushed.

USB FIFO Endpoint 0 (USBFIFO0)

Base 0x4005.0000 Offset 0x020 Type R/W, reset 0x0000.0000



Writing to this register loads the data into the Transmit FIFO and reading unloads data from the Receive FIFO.

Register 28: USB Device Control (USBDEVCTL), offset 0x060



USBDEVCTL is an 8-bit register used for controlling and monitoring the USB VBUS line. If the PHY is suspended, no PHY clock is received and the VBUS is not sampled. In addition, in Host mode, **USBDEVCTL** provides the status information for the current operating mode (Host or Device) of the USB controller. If the USB controller is in Host mode, this register also indicates if a full- or low-speed Device has been connected.

USB Device Control (USBDEVCTL)

Base 0x4005.0000 Offset 0x060 Type R/W, reset 0x80

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|-----|-------|-------|----|---------|------|---------|---------|
| | DEV | FSDEV | LSDEV | VB | US L | HOST | HOSTREQ | SESSION |
| Type | RO | RO | RO | RO | RO | RO | R/W | R/W |
| Reset | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| et | 1 | 0 | 0 | 0 0 | (| 0 | 0 | 0 | |
|----|---------|---|-------|-----|------|---|-------|---|--|
| Bi | t/Field | | Name | | Туре | F | Reset | Description | |
| | 7 | | DEV | | RO | | 1 | Device Mode | |
| | | | | | | | | Value Description The USB controller is operating on the OTG A side of the cable. The USB controller is operating on the OTG B side of the cable. Note: This value is only valid while a session is in progress. | |
| | 6 | | FSDEV | | RO | | 0 | Full-Speed Device Detected | |
| | | | | | | | | Value Description O A full-speed Device has not been detected on the port. A full-speed Device has been detected on the port. | |
| | 5 | | LSDEV | | RO | | 0 | Low-Speed Device Detected | |
| | | | | | | | | Value Description O A low-speed Device has not been detected on the port. A low-speed Device has been detected on the port. | |
| | 4:3 | | VBUS | | RO | | 0x0 | VBUS Level | |
| | | | | | | | | Value Description 0x0 Below SessionEnd VBUS is detected as under 0.5 V. 0x1 Above SessionEnd, below AValid VBUS is detected as above 0.5 V and under 1.5 V. 0x2 Above AValid, below VBUSValid VBUS is detected as above 1.5 V and below 4.5 V. 0x3 Above VBUSValid | |
| | | | | | | | | VBUS is detected as above 4.5 V. | |

| Bit/Field | Name | Type | Reset | Description |
|-----------|---------|------|-------|---|
| 2 | HOST | RO | 0 | Host Mode |
| | | | | Value Description |
| | | | | 0 The USB controller is acting as a Device. |
| | | | | 1 The USB controller is acting as a Host. |
| | | | | Note: This value is only valid while a session is in progress. |
| 1 | HOSTREQ | R/W | 0 | Host Request |
| | | | | Value Description |
| | | | | 0 No effect. |
| | | | | 1 Initiates the Host Negotiation when SUSPEND mode is entered. |
| | | | | This bit is cleared when Host Negotiation is completed. |
| 0 | SESSION | R/W | 0 | Session Start/End |
| | | | | When operating as an OTG A device: |
| | | | | Value Description |
| | | | | 0 When cleared by software, this bit ends a session. |
| | | | | 1 When set by software, this bit starts a session. |

When operating as an OTG B device:

Value Description

- The USB controller has ended a session. When the USB controller is in SUSPEND mode, this bit may be cleared by software to perform a software disconnect.
- 1 The USB controller has started a session. When set by software, the Session Request Protocol is initiated.

Note: Clearing this bit when the USB controller is not suspended results in undefined behavior.

Register 29: USB Transmit Dynamic FIFO Sizing (USBTXFIFOSZ), offset 0x062 Register 30: USB Receive Dynamic FIFO Sizing (USBRXFIFOSZ), offset 0x063



These 8-bit registers allow the selected TX/RX endpoint FIFOs to be dynamically sized. **USBEPIDX** is used to configure each transmit endpoint's FIFO size.

USB Transmit Dynamic FIFO Sizing (USBTXFIFOSZ)

OTG B / Device Base 0x4005.0000 Offset 0x062 Type R/W, reset 0x00

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|----------|----|-----|---------------|-----|-----|-----|-----|
| | reserved | | DPB | I I I SIZE | | | | |
| Туре | RO | RO | RO | R/W | R/W | R/W | R/W | R/W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 7:5 | reserved | RO | 0x0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 4 | DPB | R/W | 0 | Double Packet Buffer Support |
| | | | | Value Description |
| | | | | Only single-packet buffering is supported. |
| | | | | 1 Double-packet buffering is supported. |
| 3:0 | SIZE | R/W | 0x0 | Max Packet Size |

Maximum packet size to be allowed.

If \mathtt{DPB} = 0, the FIFO also is this size; if \mathtt{DPB} = 1, the FIFO is twice this size.

| Value | Packet Size (Bytes) |
|---------|---------------------|
| 0x0 | 8 |
| 0x1 | 16 |
| 0x2 | 32 |
| 0x3 | 64 |
| 0x4 | 128 |
| 0x5 | 256 |
| 0x6 | 512 |
| 0x7 | 1024 |
| 0x8 | 2048 |
| 0x9-0xF | Reserved |

Register 31: USB Transmit FIFO Start Address (USBTXFIFOADD), offset 0x064 Register 32: USB Receive FIFO Start Address (USBRXFIFOADD), offset 0x066




USBTXFIFOADD and **USBRXFIFOADD** are 16-bit registers that controls the start address of the selected transmit and receive endpoint FIFOs.

USB Transmit FIFO Start Address (USBTXFIFOADD)

OTG B /

Base 0x4005.0000 Offset 0x064 Type R/W, reset 0x0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 15:9 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 8:0 | ADDR | R/W | 0x00 | Transmit/Receive Start Address |

Start address of the endpoint FIFO.

| Value | Start Address |
|-------|---------------|
| 0x0 | 0 |
| 0x1 | 8 |
| 0x2 | 16 |
| 0x3 | 24 |
| 0x4 | 32 |
| 0x5 | 40 |
| 0x6 | 48 |
| 0x7 | 56 |
| 0x8 | 64 |
| | |
| 0x1FF | 4095 |

Register 33: USB Connect Timing (USBCONTIM), offset 0x07A

OTG A /

This 8-bit configuration register specifies connection and negotiation delays.


Host

Device

USB Connect Timing (USBCONTIM)

OTG B /

Base 0x4005.0000 Offset 0x07A Type R/W, reset 0x5C



| Bit/Field | Name | Type | Reset | Description |
|-----------|-------|------|-------|--|
| 7:4 | WTCON | R/W | 0x5 | Connect Wait |
| | | | | This field configures the wait required to allow for the user's connect/disconnect filter, in units of 533.3 ns. The default corresponds to 2.667 $\mu s.$ |
| 3:0 | WTID | R/W | 0xC | Wait ID |

This field configures the delay required from the enable of the ID detection to when the ID value is valid, in units of 4.369 ms. The default corresponds to 52.43 ms.


Register 34: USB OTG VBUS Pulse Timing (USBVPLEN), offset 0x07B

OTG

This 8-bit configuration register specifies the duration of the VBUS pulsing charge.

USB OTG VBUS Pulse Timing (USBVPLEN)

Base 0x4005.0000 Offset 0x07B Type R/W, reset 0x3C



| Bit/Field | Name | Туре | Reset | Description |
|-----------|-------|------|-------|-------------------|
| 7:0 | VPLEN | R/W | 0x3C | VBUS Pulse Length |

This field configures the duration of the VBUS pulsing charge in units of 546.1 $\mu s.$ The default corresponds to 32.77 ms.

Register 35: USB Full-Speed Last Transaction to End of Frame Timing (USBFSEOF), offset 0x07D


OTG A /

This 8-bit configuration register specifies the minimum time gap allowed between the start of the last transaction and the EOF for full-speed transactions.

USB Full-Speed Last Transaction to End of Frame Timing (USBFSEOF)

OTG B /
Device





| Bit/Field | Name | Type | Reset | Description |
|-----------|--------|------|-------|-----------------------------|
| 7:0 | FSEOFG | R/W | 0x77 | Full-Speed End-of-Frame Gap |

This field is used during full-speed transactions to configure the gap between the last transaction and the End-of-Frame (EOF), in units of 533.3 ns. The default corresponds to 63.46 $\mu s.$

Register 36: USB Low-Speed Last Transaction to End of Frame Timing (USBLSEOF), offset 0x07E


OTG A /

This 8-bit configuration register specifies the minimum time gap that is to be allowed between the start of the last transaction and the EOF for low-speed transactions.

USB Low-Speed Last Transaction to End of Frame Timing (USBLSEOF)

OTG B /
Device

Base 0x4005.0000 Offset 0x07E Type R/W, reset 0x72



Bit/Field Name Type Reset Description

7:0 LSEOFG R/W 0x72 Low-Speed End-of-Frame Gap

This field is used during low-speed transactions to set the gap between the last transaction and the End-of-Frame (EOF), in units of 1.067 $\mu s.$ The default corresponds to 121.6 $\mu s.$

Register 37: USB Transmit Functional Address Endpoint 0 (USBTXFUNCADDR0), offset 0x080

Register 38: USB Transmit Functional Address Endpoint 1 (USBTXFUNCADDR1), offset 0x088

Register 39: USB Transmit Functional Address Endpoint 2 (USBTXFUNCADDR2), offset 0x090

Register 40: USB Transmit Functional Address Endpoint 3 (USBTXFUNCADDR3), offset 0x098

Register 41: USB Transmit Functional Address Endpoint 4 (USBTXFUNCADDR4), offset 0x0A0

Register 42: USB Transmit Functional Address Endpoint 5 (USBTXFUNCADDR5), offset 0x0A8

Register 43: USB Transmit Functional Address Endpoint 6 (USBTXFUNCADDR6), offset 0x0B0

Register 44: USB Transmit Functional Address Endpoint 7 (USBTXFUNCADDR7), offset 0x0B8

Register 45: USB Transmit Functional Address Endpoint 8 (USBTXFUNCADDR8), offset 0x0C0

Register 46: USB Transmit Functional Address Endpoint 9 (USBTXFUNCADDR9), offset 0x0C8

Register 47: USB Transmit Functional Address Endpoint 10 (USBTXFUNCADDR10), offset 0x0D0

Register 48: USB Transmit Functional Address Endpoint 11 (USBTXFUNCADDR11), offset 0x0D8

Register 49: USB Transmit Functional Address Endpoint 12 (USBTXFUNCADDR12), offset 0x0E0

Register 50: USB Transmit Functional Address Endpoint 13 (USBTXFUNCADDR13), offset 0x0E8

Register 51: USB Transmit Functional Address Endpoint 14 (USBTXFUNCADDR14), offset 0x0F0


Register 52: USB Transmit Functional Address Endpoint 15 (USBTXFUNCADDR15), offset 0x0F8

OTG A / Host **USBTXFUNCADDRn** is an 8-bit read/write register that records the address of the target function to be accessed through the associated endpoint (EPn). **USBTXFUNCADDRn** must be defined for each transmit endpoint that is used.

Note: USBTXFUNCADDR0 is used for both receive and transmit for endpoint 0.

USB Transmit Functional Address Endpoint 0 (USBTXFUNCADDR0)

Base 0x4005.0000 Offset 0x080 Type R/W, reset 0x00



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 7 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 6:0 | ADDR | R/W | 0x00 | Device Address |

Specifies the USB bus address for the target Device.

Register 53: USB Transmit Hub Address Endpoint 0 (USBTXHUBADDR0), offset 0x082

Register 54: USB Transmit Hub Address Endpoint 1 (USBTXHUBADDR1), offset 0x08A

Register 55: USB Transmit Hub Address Endpoint 2 (USBTXHUBADDR2), offset 0x092

Register 56: USB Transmit Hub Address Endpoint 3 (USBTXHUBADDR3), offset 0x09A

Register 57: USB Transmit Hub Address Endpoint 4 (USBTXHUBADDR4), offset 0x0A2

Register 58: USB Transmit Hub Address Endpoint 5 (USBTXHUBADDR5), offset 0x0AA

Register 59: USB Transmit Hub Address Endpoint 6 (USBTXHUBADDR6), offset 0x0B2

Register 60: USB Transmit Hub Address Endpoint 7 (USBTXHUBADDR7), offset 0x0BA

Register 61: USB Transmit Hub Address Endpoint 8 (USBTXHUBADDR8), offset 0x0C2

Register 62: USB Transmit Hub Address Endpoint 9 (USBTXHUBADDR9), offset 0x0CA

Register 63: USB Transmit Hub Address Endpoint 10 (USBTXHUBADDR10), offset 0x0D2

Register 64: USB Transmit Hub Address Endpoint 11 (USBTXHUBADDR11), offset 0x0DA

Register 65: USB Transmit Hub Address Endpoint 12 (USBTXHUBADDR12), offset 0x0E2

Register 66: USB Transmit Hub Address Endpoint 13 (USBTXHUBADDR13), offset 0x0EA

Register 67: USB Transmit Hub Address Endpoint 14 (USBTXHUBADDR14), offset 0x0F2

Register 68: USB Transmit Hub Address Endpoint 15 (USBTXHUBADDR15), offset 0x0FA


OTG A /

USBTXHUBADDRn is an 8-bit read/write register that, like **USBTXHUBPORTn**, only must be written when a USB Device is connected to transmit endpoint EPn via a USB 2.0 hub. This register records the address of the USB 2.0 hub through which the target associated with the endpoint is accessed.

Note: USBTXHUBADDR0 is used for both receive and transmit for endpoint 0.

USB Transmit Hub Address Endpoint 0 (USBTXHUBADDR0)

Base 0x4005.0000 Offset 0x082 Type R/W, reset 0x00



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|--|
| 7 | MULTTRAN | R/W | 0 | Multiple Translators |
| | | | | Value Description Clear to indicate that the hub has a single transaction translator. Set to indicate that the hub has multiple transaction translators. |
| 6:0 | ADDR | R/W | 0x00 | Hub Address |

This field specifies the USB bus address for the USB 2.0 hub.

Register 69: USB Transmit Hub Port Endpoint 0 (USBTXHUBPORT0), offset 0x083

Register 70: USB Transmit Hub Port Endpoint 1 (USBTXHUBPORT1), offset 0x08B

Register 71: USB Transmit Hub Port Endpoint 2 (USBTXHUBPORT2), offset 0x093

Register 72: USB Transmit Hub Port Endpoint 3 (USBTXHUBPORT3), offset 0x09B

Register 73: USB Transmit Hub Port Endpoint 4 (USBTXHUBPORT4), offset 0x0A3

Register 74: USB Transmit Hub Port Endpoint 5 (USBTXHUBPORT5), offset 0x0AB

Register 75: USB Transmit Hub Port Endpoint 6 (USBTXHUBPORT6), offset 0x0B3

Register 76: USB Transmit Hub Port Endpoint 7 (USBTXHUBPORT7), offset 0x0BB

Register 77: USB Transmit Hub Port Endpoint 8 (USBTXHUBPORT8), offset 0x0C3

Register 78: USB Transmit Hub Port Endpoint 9 (USBTXHUBPORT9), offset 0x0CB

Register 79: USB Transmit Hub Port Endpoint 10 (USBTXHUBPORT10), offset 0x0D3

Register 80: USB Transmit Hub Port Endpoint 11 (USBTXHUBPORT11), offset 0x0DB

Register 81: USB Transmit Hub Port Endpoint 12 (USBTXHUBPORT12), offset 0x0E3

Register 82: USB Transmit Hub Port Endpoint 13 (USBTXHUBPORT13), offset 0x0EB

Register 83: USB Transmit Hub Port Endpoint 14 (USBTXHUBPORT14), offset 0x0F3


Register 84: USB Transmit Hub Port Endpoint 15 (USBTXHUBPORT15), offset 0x0FB

OTG A / Host **USBTXHUBPORTn** is an 8-bit read/write register that, like **USBTXHUBADDRn**, only must be written when a full- or low-speed Device is connected to transmit endpoint EPn via a USB 2.0 hub. This register records the port of the USB 2.0 hub through which the target associated with the endpoint is accessed.

Note: USBTXHUBPORT0 is used for both receive and transmit for endpoint 0.

USB Transmit Hub Port Endpoint 0 (USBTXHUBPORT0)

Base 0x4005.0000 Offset 0x083 Type R/W, reset 0x00



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 7 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 6:0 | PORT | R/W | 0x00 | Hub Port |

This field specifies the USB hub port number.

Register 85: USB Receive Functional Address Endpoint 1 (USBRXFUNCADDR1), offset 0x08C

Register 86: USB Receive Functional Address Endpoint 2 (USBRXFUNCADDR2), offset 0x094

Register 87: USB Receive Functional Address Endpoint 3 (USBRXFUNCADDR3), offset 0x09C

Register 88: USB Receive Functional Address Endpoint 4 (USBRXFUNCADDR4), offset 0x0A4

Register 89: USB Receive Functional Address Endpoint 5 (USBRXFUNCADDR5), offset 0x0AC

Register 90: USB Receive Functional Address Endpoint 6 (USBRXFUNCADDR6), offset 0x0B4

Register 91: USB Receive Functional Address Endpoint 7 (USBRXFUNCADDR7), offset 0x0BC

Register 92: USB Receive Functional Address Endpoint 8 (USBRXFUNCADDR8), offset 0x0C4

Register 93: USB Receive Functional Address Endpoint 9 (USBRXFUNCADDR9), offset 0x0CC

Register 94: USB Receive Functional Address Endpoint 10 (USBRXFUNCADDR10), offset 0x0D4

Register 95: USB Receive Functional Address Endpoint 11 (USBRXFUNCADDR11), offset 0x0DC

Register 96: USB Receive Functional Address Endpoint 12 (USBRXFUNCADDR12), offset 0x0E4

Register 97: USB Receive Functional Address Endpoint 13 (USBRXFUNCADDR13), offset 0x0EC

Register 98: USB Receive Functional Address Endpoint 14 (USBRXFUNCADDR14), offset 0x0F4


Register 99: USB Receive Functional Address Endpoint 15 (USBRXFUNCADDR15), offset 0x0FC

OTG A / Host **USBRXFUNCADDRn** is an 8-bit read/write register that records the address of the target function accessed through the associated endpoint (EPn). **USBRXFUNCADDRn** must be defined for each receive endpoint that is used.

Note: USBTXFUNCADDR0 is used for both receive and transmit for endpoint 0.

USB Receive Functional Address Endpoint 1 (USBRXFUNCADDR1)

Base 0x4005.0000 Offset 0x08C Type R/W, reset 0x00



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 7 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 6:0 | ADDR | R/W | 0x00 | Device Address |

This field specifies the USB bus address for the target Device.

Register 100: USB Receive Hub Address Endpoint 1 (USBRXHUBADDR1), offset 0x08E

Register 101: USB Receive Hub Address Endpoint 2 (USBRXHUBADDR2), offset 0x096

Register 102: USB Receive Hub Address Endpoint 3 (USBRXHUBADDR3), offset 0x09E

Register 103: USB Receive Hub Address Endpoint 4 (USBRXHUBADDR4), offset 0x0A6

Register 104: USB Receive Hub Address Endpoint 5 (USBRXHUBADDR5), offset 0x0AE

Register 105: USB Receive Hub Address Endpoint 6 (USBRXHUBADDR6), offset 0x0B6

Register 106: USB Receive Hub Address Endpoint 7 (USBRXHUBADDR7), offset 0x0BE

Register 107: USB Receive Hub Address Endpoint 8 (USBRXHUBADDR8), offset 0x0C6

Register 108: USB Receive Hub Address Endpoint 9 (USBRXHUBADDR9), offset 0x0CE

Register 109: USB Receive Hub Address Endpoint 10 (USBRXHUBADDR10), offset 0x0D6

Register 110: USB Receive Hub Address Endpoint 11 (USBRXHUBADDR11), offset 0x0DE

Register 111: USB Receive Hub Address Endpoint 12 (USBRXHUBADDR12), offset 0x0E6

Register 112: USB Receive Hub Address Endpoint 13 (USBRXHUBADDR13), offset 0x0EE

Register 113: USB Receive Hub Address Endpoint 14 (USBRXHUBADDR14), offset 0x0F6


Register 114: USB Receive Hub Address Endpoint 15 (USBRXHUBADDR15), offset 0x0FE

OTG A / Host **USBRXHUBADDRn** is an 8-bit read/write register that, like **USBRXHUBPORTn**, only must be written when a full- or low-speed Device is connected to receive endpoint EPn via a USB 2.0 hub. This register records the address of the USB 2.0 hub through which the target associated with the endpoint is accessed.

Note: USBTXHUBADDR0 is used for both receive and transmit for endpoint 0.

USB Receive Hub Address Endpoint 1 (USBRXHUBADDR1)

Base 0x4005.0000 Offset 0x08E Type R/W, reset 0x00



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|--|
| 7 | MULTTRAN | R/W | 0 | Multiple Translators |
| | | | | Value Description Clear to indicate that the hub has a single transaction translator. Set to indicate that the hub has multiple transaction translators. |
| 6:0 | ADDR | R/W | 0x00 | Hub Address |

This field specifies the USB bus address for the USB 2.0 hub.

Register 115: USB Receive Hub Port Endpoint 1 (USBRXHUBPORT1), offset 0x08F

Register 116: USB Receive Hub Port Endpoint 2 (USBRXHUBPORT2), offset 0x097

Register 117: USB Receive Hub Port Endpoint 3 (USBRXHUBPORT3), offset 0x09F

Register 118: USB Receive Hub Port Endpoint 4 (USBRXHUBPORT4), offset 0x0A7

Register 119: USB Receive Hub Port Endpoint 5 (USBRXHUBPORT5), offset 0x0AF

Register 120: USB Receive Hub Port Endpoint 6 (USBRXHUBPORT6), offset 0x0B7

Register 121: USB Receive Hub Port Endpoint 7 (USBRXHUBPORT7), offset 0x0BF

Register 122: USB Receive Hub Port Endpoint 8 (USBRXHUBPORT8), offset 0x0C7

Register 123: USB Receive Hub Port Endpoint 9 (USBRXHUBPORT9), offset 0x0CF

Register 124: USB Receive Hub Port Endpoint 10 (USBRXHUBPORT10), offset 0x0D7

Register 125: USB Receive Hub Port Endpoint 11 (USBRXHUBPORT11), offset 0x0DF

Register 126: USB Receive Hub Port Endpoint 12 (USBRXHUBPORT12), offset 0x0E7

Register 127: USB Receive Hub Port Endpoint 13 (USBRXHUBPORT13), offset 0x0EF

Register 128: USB Receive Hub Port Endpoint 14 (USBRXHUBPORT14), offset 0x0F7

Register 129: USB Receive Hub Port Endpoint 15 (USBRXHUBPORT15), offset 0x0FF




USBRXHUBPORTn is an 8-bit read/write register that, like **USBRXHUBADDRn**, only must be written when a full- or low-speed Device is connected to receive endpoint EPn via a USB 2.0 hub. This register records the port of the USB 2.0 hub through which the target associated with the endpoint is accessed.

Note: USBTXHUBPORT0 is used for both receive and transmit for endpoint 0.

USB Receive Hub Port Endpoint 1 (USBRXHUBPORT1)

Base 0x4005.0000 Offset 0x08F Type R/W, reset 0x00



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 7 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 6:0 | PORT | R/W | 0x00 | Hub Port |

This field specifies the USB hub port number.

Register 130: USB Maximum Transmit Data Endpoint 1 (USBTXMAXP1), offset 0x110

Register 131: USB Maximum Transmit Data Endpoint 2 (USBTXMAXP2), offset 0x120

Register 132: USB Maximum Transmit Data Endpoint 3 (USBTXMAXP3), offset 0x130

Register 133: USB Maximum Transmit Data Endpoint 4 (USBTXMAXP4), offset 0x140

Register 134: USB Maximum Transmit Data Endpoint 5 (USBTXMAXP5), offset 0x150

Register 135: USB Maximum Transmit Data Endpoint 6 (USBTXMAXP6), offset 0x160

Register 136: USB Maximum Transmit Data Endpoint 7 (USBTXMAXP7), offset 0x170

Register 137: USB Maximum Transmit Data Endpoint 8 (USBTXMAXP8), offset 0x180

Register 138: USB Maximum Transmit Data Endpoint 9 (USBTXMAXP9), offset 0x190

Register 139: USB Maximum Transmit Data Endpoint 10 (USBTXMAXP10), offset 0x1A0

Register 140: USB Maximum Transmit Data Endpoint 11 (USBTXMAXP11), offset 0x1B0

Register 141: USB Maximum Transmit Data Endpoint 12 (USBTXMAXP12), offset 0x1C0

Register 142: USB Maximum Transmit Data Endpoint 13 (USBTXMAXP13), offset 0x1D0

Register 143: USB Maximum Transmit Data Endpoint 14 (USBTXMAXP14), offset 0x1E0

Register 144: USB Maximum Transmit Data Endpoint 15 (USBTXMAXP15), offset 0x1F0

OTG A / Host The **USBTXMAXPn** 16-bit register defines the maximum amount of data that can be transferred through the transmit endpoint in a single operation.

OTG B /

Bits [10:0] define (in bytes) the maximum payload transmitted in a single transaction. The value set can be up to 1024 bytes but is subject to the constraints placed by the *USB Specification* on packet sizes for bulk, interrupt and isochronous transfers in full-speed operation.


The total amount of data represented by the value written to this register must not exceed the FIFO size for the transmit endpoint, and must not exceed half the FIFO size if double-buffering is required.

If this register is changed after packets have been sent from the endpoint, the transmit endpoint FIFO must be completely flushed (using the FLUSH bit in **USBTXCSRL1n**) after writing the new value to this register.

Note: USBTXMAXPn must be set to an even number of bytes for proper interrupt generation in μDMA Basic Mode.

USB Maximum Transmit Data Endpoint 1 (USBTXMAXP1)

Base 0x4005.0000 Offset 0x110 Type R/W, reset 0x0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 15:11 | reserved | RO | 0x0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 10:0 | MAXLOAD | R/W | 0x000 | Maximum Payload |

This field specifies the maximum payload in bytes per transaction.

Register 145: USB Control and Status Endpoint 0 Low (USBCSRL0), offset 0x102




USBCSRL0 is an 8-bit register that provides control and status bits for endpoint 0.

OTG B / Device

OTG A / Host Mode

USB Control and Status Endpoint 0 Low (USBCSRL0)

Base 0x4005.0000 Offset 0x102 Type W1C, reset 0x00



| Bit/Field | Name | Туре | Reset | Description |
|-----------|--------|------|-------|--|
| 7 | NAKTO | R/W | 0 | NAK Timeout |
| | | | | Value Description |
| | | | | 0 No timeout. |
| | | | | Indicates that endpoint 0 is halted following the receipt of NAK responses for longer than the time set by the USBNAKLMT register. |
| | | | | Software must clear this bit to allow the endpoint to continue. |
| 6 | STATUS | R/W | 0 | STATUS Packet |
| | | | | Value Description |
| | | | | 0 No transaction. |
| | | | | 1 Initiates a STATUS stage transaction. This bit must be set at the same time as the TXRDY or REQPKT bit is set. |
| | | | | Setting this bit ensures that the DT bit is set in the USBCSRH0 register so that a DATA1 packet is used for the STATUS stage transaction. |
| | | | | This bit is automatically cleared when the STATUS stage is over. |
| 5 | REQPKT | R/W | 0 | Request Packet |
| | | | | Value Description |
| | | | | 0 No request. |
| | | | | 1 Requests an IN transaction. |
| | | | | This bit is cleared when the RXRDY bit is set. |


| Bit/Field | Name | Туре | Reset | Description |
|-----------|---------|------|-------|--|
| 4 | ERROR | R/W | 0 | Error |
| | | | | Value Description |
| | | | | 0 No error. |
| | | | | Three attempts have been made to perform a transaction with no response from the peripheral. The EP0 bit in the USBTXIS register is also set in this situation. |
| | | | | Software must clear this bit. |
| 3 | SETUP | R/W | 0 | Setup Packet |
| | | | | Value Description |
| | | | | 0 Sends an OUT token. |
| | | | | Sends a SETUP token instead of an OUT token for the transaction. This bit should be set at the same time as the TXRDY bit is set. |
| | | | | Setting this bit always clears the ${\tt DT}$ bit in the $\textbf{USBCSRH0}$ register to send a DATA0 packet. |
| 2 | STALLED | R/W | 0 | Endpoint Stalled |
| | | | | Value Description |
| | | | | 0 No handshake has been received. |
| | | | | 1 A STALL handshake has been received. |
| | | | | Software must clear this bit. |
| 1 | TXRDY | R/W | 0 | Transmit Packet Ready |
| | | | | Value Description |
| | | | | 0 No transmit packet is ready. |
| | | | | Software sets this bit after loading a data packet into the TX FIFO. The EPO bit in the USBTXIS register is also set in this situation. |
| | | | | If both the ${\tt TXRDY}$ and SETUP bits are set, a setup packet is sent. If just ${\tt TXRDY}$ is set, an OUT packet is sent. |
| | | | | This bit is cleared automatically when the data packet has been transmitted. |
| 0 | RXRDY | R/W | 0 | Receive Packet Ready |
| | | | | Value Description |
| | | | | 0 No received packet has been received. |
| | | | | Indicates that a data packet has been received in the RX FIFO. The EPO bit in the USBTXIS register is also set in this situation. |
| | | | | Software must clear this bit after the packet has been read from the |

FIFO to acknowledge that the data has been read from the FIFO.

OTG B / Device Mode

USB Control and Status Endpoint 0 Low (USBCSRL0)

Base 0x4005.0000 Offset 0x102 Type W1C, reset 0x00



| Bit/Field | Name | Type | Reset | Description |
|-----------|---------|------|-------|--|
| 7 | SETENDC | W1C | 0 | Setup End Clear |
| | | | | Writing a 1 to this bit clears the SETEND bit. |
| 6 | RXRDYC | W1C | 0 | RXRDY Clear |
| | | | | Writing a 1 to this bit clears the RXRDY bit. |
| 5 | STALL | R/W | 0 | Send Stall |
| | | | | Value Description |
| | | | | 0 No effect. |
| | | | | 1 Terminates the current transaction and transmits the STALL handshake. |
| | | | | This bit is cleared automatically after the STALL handshake is transmitted. |
| 4 | SETEND | RO | 0 | Setup End |
| | | | | Value Description |
| | | | | O A control transaction has not ended or ended after the DATAEND bit was set. |
| | | | | A control transaction has ended before the DATAEND bit has been set. The EP0 bit in the USBTXIS register is also set in this situation. |
| | | | | This bit is cleared by writing a 1 to the SETENDC bit. |
| 3 | DATAEND | R/W | 0 | Data End |
| | | | | Value Description |
| | | | | 0 No effect. |
| | | | | 1 Set this bit in the following situations: |
| | | | | ■ When setting TXRDY for the last data packet |
| | | | | When clearing RXRDY after unloading the last data packet |

This bit is cleared automatically.

When setting TXRDY for a zero-length data packet

| Bit/Field | Name | Туре | Reset | Description |
|-----------|---------|------|-------|--|
| 2 | STALLED | R/W | 0 | Endpoint Stalled |
| | | | | Value Description O A STALL handshake has not been transmitted. 1 A STALL handshake has been transmitted. Software must clear this bit. |
| 1 | TXRDY | R/W | 0 | Transmit Packet Ready |
| | | | | Value Description No transmit packet is ready. Software sets this bit after loading an IN data packet into the TX FIFO. The EPO bit in the USBTXIS register is also set in this situation. This bit is cleared automatically when the data packet has been transmitted. |
| 0 | RXRDY | RO | 0 | Receive Packet Ready Value Description 0 No data packet has been received. 1 A data packet has been received. The EPO bit in the USBTXIS register is also set in this situation. |

This bit is cleared by writing a 1 to the ${\tt RXRDYC}$ bit.

Register 146: USB Control and Status Endpoint 0 High (USBCSRH0), offset 0x103




USBSR0H is an 8-bit register that provides control and status bits for endpoint 0.



OTG A / Host Mode

USB Control and Status Endpoint 0 High (USBCSRH0)

Base 0x4005.0000 Offset 0x103 Type W1C, reset 0x00



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 7:3 | reserved | RO | 0x0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 2 | DTWE | R/W | 0 | Data Toggle Write Enable |
| | | | | Value Description |
| | | | | 0 The DT bit cannot be written. |
| | | | | 1 Enables the current state of the endpoint 0 data toggle to be written (see DT bit). |
| | | | | This bit is automatically cleared once the new value is written. |
| 1 | DT | R/W | 0 | Data Toggle |
| | | | | When read, this bit indicates the current state of the endpoint 0 data |

toggle.

If DTWE is set, this bit may be written with the required setting of the data toggle. If DTWE is Low, this bit cannot be written. Care should be taken when writing to this bit as it should only be changed to RESET USB endpoint 0.

| Bit/Field | Name | Type | Reset | Description |
|-----------|-------|------|-------|-------------|
| 0 | FLUSH | R/W | 0 | Flush FIFO |

Value Description

- 0 No effect.
- Flushes the next packet to be transmitted/read from the endpoint 0 FIFO. The FIFO pointer is reset and the TXRDY/RXRDY bit is cleared.


This bit is automatically cleared after the flush is performed.

Important: This bit should only be set when TXRDY/RXRDY is set. At other times, it may cause data to be corrupted.

OTG B / Device Mode

USB Control and Status Endpoint 0 High (USBCSRH0)

Base 0x4005.0000 Offset 0x103 Type W1C, reset 0x00



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 7:1 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 0 | FLUSH | R/W | 0 | Flush FIFO |

Value Description

- 0 No effect.
- Flushes the next packet to be transmitted/read from the endpoint 0 FIFO. The FIFO pointer is reset and the TXRDY/RXRDY bit is cleared.

This bit is automatically cleared after the flush is performed.

Important: This bit should only be set when TXRDY/RXRDY is set.

At other times, it may cause data to be corrupted.

Register 147: USB Receive Byte Count Endpoint 0 (USBCOUNT0), offset 0x108




USBCOUNT0 is an 8-bit read-only register that indicates the number of received data bytes in the endpoint 0 FIFO. The value returned changes as the contents of the FIFO change and is only valid while the RXRDY bit is set.

OTG B /
Device

USB Receive Byte Count Endpoint 0 (USBCOUNT0)

Base 0x4005.0000 Offset 0x108 Type RO, reset 0x00



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 7 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 6:0 | COUNT | RO | 0x00 | FIFO Count |

 ${\tt COUNT}$ is a read-only value that indicates the number of received data bytes in the endpoint 0 FIFO.

Register 148: USB Type Endpoint 0 (USBTYPE0), offset 0x10A




This is an 8-bit register that must be written with the operating speed of the targeted Device being communicated with using endpoint 0.

USB Type Endpoint 0 (USBTYPE0)

Base 0x4005.0000

Offset 0x10A Type R/W, reset 0x00



Bit/Field Name Type Reset Description
7:6 SPEED R/W 0x0 Operating Speed

This field specifies the operating speed of the target Device. If selected, the target is assumed to have the same connection speed as the USB controller.

Value Description
0x0 - 0x1 Reserved
0x2 Full
0x3 Low

preserved across a read-modify-write operation.

5:0 reserved RO 0x0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be

Register 149: USB NAK Limit (USBNAKLMT), offset 0x10B




USBNAKLMT is an 8-bit register that sets the number of frames after which endpoint 0 should time out on receiving a stream of NAK responses. (Equivalent settings for other endpoints can be made through their **USBTXINTERVALn** and **USBRXINTERVALn** registers.)

The number of frames selected is $2^{(m-1)}$ (where m is the value set in the register, with valid values of 2–16). If the Host receives NAK responses from the target for more frames than the number represented by the limit set in this register, the endpoint is halted.

Note: A value of 0 or 1 disables the NAK timeout function.

USB NAK Limit (USBNAKLMT)

Base 0x4005.0000 Offset 0x10B Type R/W, reset 0x00



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 7:5 | reserved | RO | 0x0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 4:0 | NAKLMT | R/W | 0x0 | EP0 NAK Limit |

This field specifies the number of frames after receiving a stream of NAK responses.

Register 150: USB Transmit Control and Status Endpoint 1 Low (USBTXCSRL1), offset 0x112

Register 151: USB Transmit Control and Status Endpoint 2 Low (USBTXCSRL2), offset 0x122

Register 152: USB Transmit Control and Status Endpoint 3 Low (USBTXCSRL3), offset 0x132

Register 153: USB Transmit Control and Status Endpoint 4 Low (USBTXCSRL4), offset 0x142

Register 154: USB Transmit Control and Status Endpoint 5 Low (USBTXCSRL5), offset 0x152

Register 155: USB Transmit Control and Status Endpoint 6 Low (USBTXCSRL6), offset 0x162

Register 156: USB Transmit Control and Status Endpoint 7 Low (USBTXCSRL7), offset 0x172

Register 157: USB Transmit Control and Status Endpoint 8 Low (USBTXCSRL8), offset 0x182

Register 158: USB Transmit Control and Status Endpoint 9 Low (USBTXCSRL9), offset 0x192

Register 159: USB Transmit Control and Status Endpoint 10 Low (USBTXCSRL10), offset 0x1A2

Register 160: USB Transmit Control and Status Endpoint 11 Low (USBTXCSRL11), offset 0x1B2

Register 161: USB Transmit Control and Status Endpoint 12 Low (USBTXCSRL12), offset 0x1C2

Register 162: USB Transmit Control and Status Endpoint 13 Low (USBTXCSRL13), offset 0x1D2

Register 163: USB Transmit Control and Status Endpoint 14 Low (USBTXCSRL14), offset 0x1E2

Register 164: USB Transmit Control and Status Endpoint 15 Low (USBTXCSRL15), offset 0x1F2


OTG A / Host **USBTXCSRLn** is an 8-bit register that provides control and status bits for transfers through the currently selected transmit endpoint.

OTG B /

OTG A / Host Mode

USB Transmit Control and Status Endpoint 1 Low (USBTXCSRL1)

Base 0x4005.0000 Offset 0x112 Type R/W, reset 0x00



| Bit/Field | Name | Туре | Reset | Description |
|-----------|---------|------|-------|--|
| 7 | NAKTO | R/W | 0 | NAK Timeout |
| | | | | Value Description |
| | | | | 0 No timeout. |
| | | | | Bulk endpoints only: Indicates that the transmit endpoint is halted following the receipt of NAK responses for longer than the time set by the NAKLMT field in the USBTXINTERVALn register. Software must clear this bit to allow the endpoint to continue. |
| 6 | CLRDT | R/W | 0 | Clear Data Toggle |
| | | | | Writing a 1 to this bit clears the \mathtt{DT} bit in the $\textbf{USBTXCSRHn}$ register. |
| 5 | STALLED | R/W | 0 | Endpoint Stalled |
| | | | | Value Description |
| | | | | 0 A STALL handshake has not been received. |
| | | | | Indicates that a STALL handshake has been received. When this bit is set, any μDMA request that is in progress is stopped, the FIFO is completely flushed, and the TXRDY bit is cleared. |
| | | | | Software must clear this bit. |
| 4 | SETUP | R/W | 0 | Setup Packet |
| | | | | Value Description |

Value Description

0 No SETUP token is sent.

Sends a SETUP token instead of an OUT token for the transaction. This bit should be set at the same time as the TXRDY bit is set.

Note: Setting this bit also clears the DT bit in the **USBTXCSRHn** register.


| Bit/Field | Name | Туре | Reset | Description |
|-----------|--------|------|-------|--|
| 3 | FLUSH | R/W | 0 | Flush FIFO |
| | | | | Value Description No effect. Flushes the latest packet from the endpoint transmit FIFO. The FIFO pointer is reset and the TXRDY bit is cleared. The EPn bit in the USBTXIS register is also set in this situation. This bit may be set simultaneously with the TXRDY bit to abort the packet that is currently being loaded into the FIFO. Note that if the FIFO is |
| | | | | double-buffered, FLUSH may have to be set twice to completely clear the FIFO. Important: This bit should only be set when the TXRDY bit is set. At other times, it may cause data to be corrupted. |
| 2 | ERROR | R/W | 0 | Error |
| | | | | Value Description |
| | | | | 0 No error. |
| | | | | Three attempts have been made to send a packet and no handshake packet has been received. The TXRDY bit is cleared, the EPn bit in the USBTXIS register is set, and the FIFO is completely flushed in this situation. |
| | | | | Software must clear this bit. |
| | | | | Note: This is valid only when the endpoint is operating in Bulk or Interrupt mode. |
| 1 | FIFONE | R/W | 0 | FIFO Not Empty |
| | | | | Value Description |
| | | | | 0 The FIFO is empty. |
| | | | | 1 At least one packet is in the transmit FIFO. |
| 0 | TXRDY | R/W | 0 | Transmit Packet Ready |
| | | | | Value Description |
| | | | | 0 No transmit packet is ready. |
| | | | | Software sets this bit after loading a data packet into the TX FIFO. |

This bit is cleared automatically when a data packet has been transmitted. The \mathtt{EPn} bit in the **USBTXIS** register is also set at this point. \mathtt{TXRDY} is also automatically cleared prior to loading a second packet into a double-buffered FIFO.

OTG B / Device Mode

USB Transmit Control and Status Endpoint 1 Low (USBTXCSRL1)

Base 0x4005.0000 Offset 0x112 Type R/W, reset 0x00



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 7 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 6 | CLRDT | R/W | 0 | Clear Data Toggle |
| | | | | Writing a 1 to this bit clears the ${\tt DT}$ bit in the ${\tt USBTXCSRHn}$ register. |
| 5 | STALLED | R/W | 0 | Endpoint Stalled |
| | | | | Value Description |
| | | | | 0 A STALL handshake has not been transmitted. |
| | | | | 1 A STALL handshake has been transmitted. The FIFO is flushed and the TXRDY bit is cleared. |
| | | | | Software must clear this bit. |
| 4 | STALL | R/W | 0 | Send STALL |
| | | | | Value Description |
| | | | | 0 No effect. |
| | | | | 1 Issues a STALL handshake to an IN token. |
| | | | | Software clears this bit to terminate the STALL condition. |
| | | | | Note: This bit has no effect in isochronous transfers. |
| 3 | FLUSH | R/W | 0 | Flush FIFO |
| | | | | Value Description |
| | | | | 0 No effect. |
| | | | | 1 Flushes the latest packet from the endpoint transmit FIFO. The |

1 Flushes the latest packet from the endpoint transmit FIFO. The FIFO pointer is reset and the TXRDY bit is cleared. The EPn bit in the **USBTXIS** register is also set in this situation.

This bit may be set simultaneously with the <code>TXRDY</code> bit to abort the packet that is currently being loaded into the FIFO. Note that if the FIFO is double-buffered, <code>FLUSH</code> may have to be set twice to completely clear the FIFO.

Important: This bit should only be set when the TXRDY bit is set. At other times, it may cause data to be corrupted.

| Bit/Field | Name | Type | Reset | Description |
|-----------|--------|------|-------|--|
| 2 | UNDRN | R/W | 0 | Underrun |
| | | | | Value Description 0 No underrun. |
| | | | | 1 An IN token has been received when TXRDY is not set. |
| | | | | Software must clear this bit. |
| 1 | FIFONE | R/W | 0 | FIFO Not Empty |
| | | | | Value Description |
| | | | | 0 The FIFO is empty. |
| | | | | 1 At least one packet is in the transmit FIFO. |
| 0 | TXRDY | R/W | 0 | Transmit Packet Ready |
| | | | | Value Description |
| | | | | 0 No transmit packet is ready. |
| | | | | 1 Software sets this bit after loading a data packet into the TX FIFO. |

This bit is cleared automatically when a data packet has been transmitted. The \mathtt{EPn} bit in the **USBTXIS** register is also set at this point. \mathtt{TXRDY} is also automatically cleared prior to loading a second packet into a double-buffered FIFO.

Register 165: USB Transmit Control and Status Endpoint 1 High (USBTXCSRH1), offset 0x113

Register 166: USB Transmit Control and Status Endpoint 2 High (USBTXCSRH2), offset 0x123

Register 167: USB Transmit Control and Status Endpoint 3 High (USBTXCSRH3), offset 0x133

Register 168: USB Transmit Control and Status Endpoint 4 High (USBTXCSRH4), offset 0x143

Register 169: USB Transmit Control and Status Endpoint 5 High (USBTXCSRH5), offset 0x153

Register 170: USB Transmit Control and Status Endpoint 6 High (USBTXCSRH6), offset 0x163

Register 171: USB Transmit Control and Status Endpoint 7 High (USBTXCSRH7), offset 0x173

Register 172: USB Transmit Control and Status Endpoint 8 High (USBTXCSRH8), offset 0x183

Register 173: USB Transmit Control and Status Endpoint 9 High (USBTXCSRH9), offset 0x193

Register 174: USB Transmit Control and Status Endpoint 10 High (USBTXCSRH10), offset 0x1A3

Register 175: USB Transmit Control and Status Endpoint 11 High (USBTXCSRH11), offset 0x1B3

Register 176: USB Transmit Control and Status Endpoint 12 High (USBTXCSRH12), offset 0x1C3

Register 177: USB Transmit Control and Status Endpoint 13 High (USBTXCSRH13), offset 0x1D3

Register 178: USB Transmit Control and Status Endpoint 14 High (USBTXCSRH14), offset 0x1E3

Register 179: USB Transmit Control and Status Endpoint 15 High (USBTXCSRH15), offset 0x1F3


OTG A / Host **USBTXCSRHn** is an 8-bit register that provides additional control for transfers through the currently selected transmit endpoint.

OTG B /
Device

OTG A / Host Mode

USB Transmit Control and Status Endpoint 1 High (USBTXCSRH1)

Base 0x4005.0000 Offset 0x113 Type R/W, reset 0x00



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|--------|---|
| Ditt icia | Name | Турс | 110001 | Beschpton |
| 7 | AUTOSET | R/W | 0 | Auto Set |
| | | | | Value Description |
| | | | | The TXRDY bit must be set manually. |
| | | | | Enables the TXRDY bit to be automatically set when data of the maximum packet size (value in USBTXMAXPn) is loaded into the transmit FIFO. If a packet of less than the maximum packet size is loaded, then the TXRDY bit must be set manually. |
| 6 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 5 | MODE | R/W | 0 | Mode |
| | | | | Value Description |
| | | | | 0 Enables the endpoint direction as RX. |
| | | | | 1 Enables the endpoint direction as TX. |
| | | | | Note: This bit only has an effect when the same endpoint FIFO is used for both transmit and receive transactions. |
| 4 | DMAEN | R/W | 0 | DMA Request Enable |
| | | | | Value Description |
| | | | | 0 Disables the μDMA request for the transmit endpoint. |
| | | | | 1 Enables the μDMA request for the transmit endpoint. |
| | | | | Note: 3 TX and 3 /RX endpoints can be connected to the μDMA module. If this bit is set for a particular endpoint, the DMAATX, DMABTX, or DMACTX field in the USB DMA Select (USBDMASEL) register must be programmed correspondingly. |
| 3 | FDT | R/W | 0 | Force Data Toggle |
| | | | | Value Description |
| | | | | 0 No effect. |

endpoints.


Forces the endpoint \mathtt{DT} bit to switch and the data packet to be cleared from the FIFO, regardless of whether an ACK was received. This bit can be used by interrupt transmit endpoints that are used to communicate rate feedback for isochronous

| Bit/Field | Name | Туре | Reset | Description |
|-----------|--------|------|-------|---|
| 2 | DMAMOD | R/W | 0 | DMA Request Mode |
| | | | | Value Description |
| | | | | 0 An interrupt is generated after every μDMA packet transfer. |
| | | | | 1 An interrupt is generated only after the entire μDMA transfer is complete. |
| | | | | Note: This bit must not be cleared either before or in the same cycle as the above DMAEN bit is cleared. |
| 1 | DTWE | R/W | 0 | Data Toggle Write Enable |
| | | | | Value Description |
| | | | | 0 The DT bit cannot be written. |
| | | | | 1 Enables the current state of the transmit endpoint data to be written (see DT bit). |
| | | | | This bit is automatically cleared once the new value is written. |
| 0 | DT | R/W | 0 | Data Toggle |
| | | | | When read, this bit indicates the current state of the transmit endpoint data toggle. |

OTG B / Device Mode

USB Transmit Control and Status Endpoint 1 High (USBTXCSRH1)

Base 0x4005.0000 Offset 0x113 Type R/W, reset 0x00



| Bit/Field | Name | Туре | Reset | Description |
|-----------|---------|------|-------|-------------|
| 7 | AUTOSET | DΛΛ | 0 | Auto Set |

Value Description

RESET the transmit endpoint.

- O The TXRDY bit must be set manually.
- 1 Enables the TXRDY bit to be automatically set when data of the maximum packet size (value in **USBTXMAXPn**) is loaded into the transmit FIFO. If a packet of less than the maximum packet size is loaded, then the TXRDY bit must be set manually.

If \mathtt{DTWE} is High, this bit may be written with the required setting of the data toggle. If \mathtt{DTWE} is Low, any value written to this bit is ignored. Care should be taken when writing to this bit as it should only be changed to

| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 6 | ISO | R/W | 0 | Isochronous Transfers |
| | | | | Value Description Enables the transmit endpoint for bulk or interrupt transfers. Enables the transmit endpoint for isochronous transfers. |
| 5 | MODE | R/W | 0 | Mode |
| | | | | Value Description 0 Enables the endpoint direction as RX. |
| | | | | 1 Enables the endpoint direction as TX. |
| | | | | Note: This bit only has an effect where the same endpoint FIFO is used for both transmit and receive transactions. |
| 4 | DMAEN | R/W | 0 | DMA Request Enable |
| | | | | Value Description |
| | | | | 0 Disables the μDMA request for the transmit endpoint. |
| | | | | 1 Enables the μDMA request for the transmit endpoint. |
| | | | | Note: 3 TX and 3 RX endpoints can be connected to the μDMA module. If this bit is set for a particular endpoint, the DMAATX, DMABTX, or DMACTX field in the USB DMA Select (USBDMASEL) register must be programmed correspondingly. |
| 3 | FDT | R/W | 0 | Force Data Toggle |
| | | | | Value Description |
| | | | | 0 No effect. |
| | | | | 1 Forces the endpoint DT bit to switch and the data packet to be cleared from the FIFO, regardless of whether an ACK was received. This bit can be used by interrupt transmit endpoints that are used to communicate rate feedback for isochronous endpoints. |
| 2 | DMAMOD | R/W | 0 | DMA Request Mode |
| | | | | Value Description |
| | | | | 0 An interrupt is generated after every μDMA packet transfer. |
| | | | | 1 An interrupt is generated only after the entire μDMA transfer is complete. |
| | | | | Note: This bit must not be cleared either before or in the same cycle as the above DMAEN bit is cleared. |
| 1:0 | reserved | RO | 0x0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |

Register 180: USB Maximum Receive Data Endpoint 1 (USBRXMAXP1), offset 0x114

Register 181: USB Maximum Receive Data Endpoint 2 (USBRXMAXP2), offset 0x124

Register 182: USB Maximum Receive Data Endpoint 3 (USBRXMAXP3), offset 0x134

Register 183: USB Maximum Receive Data Endpoint 4 (USBRXMAXP4), offset 0x144

Register 184: USB Maximum Receive Data Endpoint 5 (USBRXMAXP5), offset 0x154

Register 185: USB Maximum Receive Data Endpoint 6 (USBRXMAXP6), offset 0x164

Register 186: USB Maximum Receive Data Endpoint 7 (USBRXMAXP7), offset 0x174

Register 187: USB Maximum Receive Data Endpoint 8 (USBRXMAXP8), offset 0x184

Register 188: USB Maximum Receive Data Endpoint 9 (USBRXMAXP9), offset 0x194

Register 189: USB Maximum Receive Data Endpoint 10 (USBRXMAXP10), offset 0x1A4

Register 190: USB Maximum Receive Data Endpoint 11 (USBRXMAXP11), offset 0x1B4

Register 191: USB Maximum Receive Data Endpoint 12 (USBRXMAXP12), offset 0x1C4

Register 192: USB Maximum Receive Data Endpoint 13 (USBRXMAXP13), offset 0x1D4

Register 193: USB Maximum Receive Data Endpoint 14 (USBRXMAXP14), offset 0x1E4

Register 194: USB Maximum Receive Data Endpoint 15 (USBRXMAXP15), offset 0x1F4

OTG A /

The **USBRXMAXPn** is a 16-bit register which defines the maximum amount of data that can be transferred through the selected receive endpoint in a single operation.

OTG B /


Bits 10:0 define (in bytes) the maximum payload transmitted in a single transaction. The value set can be up to 1024 bytes but is subject to the constraints placed by the *USB Specification* on packet sizes for bulk, interrupt and isochronous transfers in full-speed operations.

The total amount of data represented by the value written to this register must not exceed the FIFO size for the receive endpoint, and must not exceed half the FIFO size if double-buffering is required.

Note: USBRXMAXPn must be set to an even number of bytes for proper interrupt generation in µDMA Basic mode.

USB Maximum Receive Data Endpoint 1 (USBRXMAXP1)

Base 0x4005.0000 Offset 0x114 Type R/W, reset 0x0000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 15:11 | reserved | RO | 0x0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 10:0 | MAXLOAD | R/W | 0x000 | Maximum Payload |

The maximum payload in bytes per transaction.

Register 195: USB Receive Control and Status Endpoint 1 Low (USBRXCSRL1), offset 0x116

Register 196: USB Receive Control and Status Endpoint 2 Low (USBRXCSRL2), offset 0x126

Register 197: USB Receive Control and Status Endpoint 3 Low (USBRXCSRL3), offset 0x136

Register 198: USB Receive Control and Status Endpoint 4 Low (USBRXCSRL4), offset 0x146

Register 199: USB Receive Control and Status Endpoint 5 Low (USBRXCSRL5), offset 0x156

Register 200: USB Receive Control and Status Endpoint 6 Low (USBRXCSRL6), offset 0x166

Register 201: USB Receive Control and Status Endpoint 7 Low (USBRXCSRL7), offset 0x176

Register 202: USB Receive Control and Status Endpoint 8 Low (USBRXCSRL8), offset 0x186

Register 203: USB Receive Control and Status Endpoint 9 Low (USBRXCSRL9), offset 0x196

Register 204: USB Receive Control and Status Endpoint 10 Low (USBRXCSRL10), offset 0x1A6

Register 205: USB Receive Control and Status Endpoint 11 Low (USBRXCSRL11), offset 0x1B6

Register 206: USB Receive Control and Status Endpoint 12 Low (USBRXCSRL12), offset 0x1C6

Register 207: USB Receive Control and Status Endpoint 13 Low (USBRXCSRL13), offset 0x1D6

Register 208: USB Receive Control and Status Endpoint 14 Low (USBRXCSRL14), offset 0x1E6

Register 209: USB Receive Control and Status Endpoint 15 Low (USBRXCSRL15), offset 0x1F6

OTG A /


USBRXCSRLn is an 8-bit register that provides control and status bits for transfers through the currently selected receive endpoint.

OTG B /

OTG A / Host Mode

USB Receive Control and Status Endpoint 1 Low (USBRXCSRL1)

Base 0x4005.0000 Offset 0x116 Type R/W, reset 0x00



| Bit/Field | Name | Туре | Reset | Description |
|-----------|---------|------|-------|--|
| 7 | CLRDT | W1C | 0 | Clear Data Toggle |
| | | | | Writing a 1 to this bit clears the ${\tt DT}$ bit in the $\textbf{USBRXCSRHn}$ register. |
| 6 | STALLED | R/W | 0 | Endpoint Stalled |
| | | | | Value Description |
| | | | | 0 A STALL handshake has not been received. |
| | | | | A STALL handshake has been received. The EPn bit in the USBRXIS register is also set. |
| | | | | Software must clear this bit. |
| 5 | REQPKT | R/W | 0 | Request Packet |
| | | | | Value Description |
| | | | | 0 No request. |
| | | | | 1 Requests an IN transaction. |
| | | | | This bit is cleared when RXRDY is set. |
| 4 | FLUSH | R/W | 0 | Flush FIFO |
| | | | | Value Description |

Value Description

0 No effect.

Flushes the next packet to be read from the endpoint receive FIFO. The FIFO pointer is reset and the RXRDY bit is cleared.

Note that if the FIFO is double-buffered, ${\tt FLUSH}$ may have to be set twice to completely clear the FIFO.

Important: This bit should only be set when the RXRDY bit is set. At other times, it may cause data to be corrupted.


| Bit/Field | Name | Туре | Reset | Description |
|-----------|-----------------|------|-------|--|
| 3 | DATAERR / NAKTO | R/W | 0 | Data Error / NAK Timeout |
| | | | | Value Description |
| | | | | 0 Normal operation. |
| | | | | 1 Isochronous endpoints only: Indicates that RXRDY is set and the data packet has a CRC or bit-stuff error. This bit is cleared when RXRDY is cleared. |
| | | | | Bulk endpoints only: Indicates that the receive endpoint is halted following the receipt of NAK responses for longer than the time set by the NAKLMT field in the USBRXINTERVALn register. Software must clear this bit to allow the endpoint to continue. |
| 2 | ERROR | R/W | 0 | Error |
| | | | | Value Description |
| | | | | 0 No error. |
| | | | | Three attempts have been made to receive a packet and no data packet has been received. The EPn bit in the USBRXIS register is set in this situation. |
| | | | | Software must clear this bit. |
| | | | | Note: This bit is only valid when the receive endpoint is operating in Bulk or Interrupt mode. In Isochronous mode, it always returns zero. |
| 1 | FULL | RO | 0 | FIFO Full |
| | | | | Value Description |
| | | | | 0 The receive FIFO is not full. |
| | | | | 1 No more packets can be loaded into the receive FIFO. |
| 0 | RXRDY | R/W | 0 | Receive Packet Ready |
| | | | | Value Description |
| | | | | 0 No data packet has been received. |
| | | | | A data packet has been received. The \mathtt{EPn} bit in the USBRXIS register is also set in this situation. |
| | | | | If the AUTOCLR bit in the USBRXCSRHn register is set, then the this bit |

If the AUTOCLR bit in the **USBRXCSRHn** register is set, then the this bit is automatically cleared when a packet of **USBRXMAXPn** bytes has been unloaded from the receive FIFO. If the AUTOCLR bit is clear, or if packets of less than the maximum packet size are unloaded, then software must clear this bit manually when the packet has been unloaded from the receive FIFO.

OTG B / Device Mode

USB Receive Control and Status Endpoint 1 Low (USBRXCSRL1)

Base 0x4005.0000 Offset 0x116 Type R/W, reset 0x00



| Bit/Field | Name | Туре | Reset | Description |
|-----------|---------|------|-------|---|
| 7 | CLRDT | W1C | 0 | Clear Data Toggle |
| | | | | Writing a 1 to this bit clears the \mathtt{DT} bit in the USBRXCSRHn register. |
| 6 | STALLED | R/W | 0 | Endpoint Stalled |
| | | | | Value Description |
| | | | | 0 A STALL handshake has not been transmitted. |
| | | | | 1 A STALL handshake has been transmitted. |
| | | | | Software must clear this bit. |
| 5 | STALL | R/W | 0 | Send STALL |
| | | | | Value Description |
| | | | | 0 No effect. |
| | | | | 1 Issues a STALL handshake. |
| | | | | Software must clear this bit to terminate the STALL condition. |
| | | | | Note: This bit has no effect where the endpoint is being used for isochronous transfers. |
| 4 | FLUSH | R/W | 0 | Flush FIFO |
| | | | | |

Value Description

No effect.

1 Flushes the next packet from the endpoint receive FIFO. The FIFO pointer is reset and the RXRDY bit is cleared.

The CPU writes a 1 to this bit to flush the next packet to be read from the endpoint receive FIFO. The FIFO pointer is reset and the $\tt RXRDY$ bit is cleared. Note that if the FIFO is double-buffered, <code>FLUSH</code> may have to be set twice to completely clear the FIFO.

Important: This bit should only be set when the RXRDY bit is set. At other times, it may cause data to be corrupted.

| Bit/Field | Name | Туре | Reset | Description |
|-----------|---------|------|-------|---|
| 3 | DATAERR | RO | 0 | Data Error |
| | | | | Value Description |
| | | | | 0 Normal operation. |
| | | | | 1 Indicates that RXRDY is set and the data packet has a CRC or bit-stuff error. |
| | | | | This bit is cleared when RXRDY is cleared. |
| | | | | Note: This bit is only valid when the endpoint is operating in Isochronous mode. In Bulk mode, it always returns zero. |
| 2 | OVER | R/W | 0 | Overrun |
| | | | | Value Description |
| | | | | 0 No overrun error. |
| | | | | 1 Indicates that an OUT packet cannot be loaded into the receive FIFO. |
| | | | | Software must clear this bit. |
| | | | | Note: This bit is only valid when the endpoint is operating in Isochronous mode. In Bulk mode, it always returns zero. |
| 1 | FULL | RO | 0 | FIFO Full |
| | | | | Value Description |
| | | | | 0 The receive FIFO is not full. |
| | | | | 1 No more packets can be loaded into the receive FIFO. |
| 0 | RXRDY | R/W | 0 | Receive Packet Ready |
| | | | | Value Description |
| | | | | 0 No data packet has been received. |
| | | | | A data packet has been received. The \mathtt{EPn} bit in the USBRXIS register is also set in this situation. |
| | | | | If the AUTOCLR bit in the USBRXCSRHn register is set, then the this bit |

If the AUTOCLR bit in the **USBRXCSRHn** register is set, then the this bit is automatically cleared when a packet of **USBRXMAXPn** bytes has been unloaded from the receive FIFO. If the AUTOCLR bit is clear, or if packets of less than the maximum packet size are unloaded, then software must clear this bit manually when the packet has been unloaded from the receive FIFO.

Register 210: USB Receive Control and Status Endpoint 1 High (USBRXCSRH1), offset 0x117

Register 211: USB Receive Control and Status Endpoint 2 High (USBRXCSRH2), offset 0x127

Register 212: USB Receive Control and Status Endpoint 3 High (USBRXCSRH3), offset 0x137

Register 213: USB Receive Control and Status Endpoint 4 High (USBRXCSRH4), offset 0x147

Register 214: USB Receive Control and Status Endpoint 5 High (USBRXCSRH5), offset 0x157

Register 215: USB Receive Control and Status Endpoint 6 High (USBRXCSRH6), offset 0x167

Register 216: USB Receive Control and Status Endpoint 7 High (USBRXCSRH7), offset 0x177

Register 217: USB Receive Control and Status Endpoint 8 High (USBRXCSRH8), offset 0x187

Register 218: USB Receive Control and Status Endpoint 9 High (USBRXCSRH9), offset 0x197

Register 219: USB Receive Control and Status Endpoint 10 High (USBRXCSRH10), offset 0x1A7

Register 220: USB Receive Control and Status Endpoint 11 High (USBRXCSRH11), offset 0x1B7

Register 221: USB Receive Control and Status Endpoint 12 High (USBRXCSRH12), offset 0x1C7

Register 222: USB Receive Control and Status Endpoint 13 High (USBRXCSRH13), offset 0x1D7

Register 223: USB Receive Control and Status Endpoint 14 High (USBRXCSRH14), offset 0x1E7

Register 224: USB Receive Control and Status Endpoint 15 High (USBRXCSRH15), offset 0x1F7

OTG A /


USBRXCSRHn is an 8-bit register that provides additional control and status bits for transfers through the currently selected receive endpoint.

OTG B /

OTG A / Host Mode

USB Receive Control and Status Endpoint 1 High (USBRXCSRH1)

Base 0x4005.0000 Offset 0x117 Type R/W, reset 0x00



| eset 0 | 0 0 0 | 0 0 | 0 | 0 |
|-----------|--------|------|-------|---|
| Bit/Field | Name | Туре | Reset | Description |
| 7 | AUTOCL | R/W | 0 | Auto Clear |
| | | | | Value Description |
| | | | | 0 No effect. |
| | | | | 1 Enables the RXRDY bit to be automatically cleared when a packet of USBRXMAXPn bytes has been unloaded from the receive FIFO. When packets of less than the maximum packet size are unloaded, RXRDY must be cleared manually. Care must be taken when using µDMA to unload the receive FIFO as data is read from the receive FIFO in 4 byte chunks regardless of the value of the MAXLOAD field in the USBRXMAXPn register, see "DMA Operation" on page 702. |
| 6 | AUTORQ | R/W | 0 | Auto Request |
| | | | | Value Description |
| | | | | 0 No effect. |
| | | | | 1 Enables the REQPKT bit to be automatically set when the RXRDY bit is cleared. |
| | | | | Note: This bit is automatically cleared when a short packet is received. |
| 5 | DMAEN | R/W | 0 | DMA Request Enable |
| | | | | Value Description |
| | | | | 0 Disables the μ DMA request for the receive endpoint. |
| | | | | 1 Enables the μDMA request for the receive endpoint. |
| | | | | Note: 3 TX and 3 RX endpoints can be connected to the μDMA module. If this bit is set for a particular endpoint, the DMAARX, DMABRX, or DMACRX field in the USB DMA Select (USBDMASEL) register must be programmed correspondingly. |
| 4 | PIDERR | RO | 0 | PID Error |
| | | | | Value Description |
| | | | | 0 No error. |
| | | | | |

This bit is ignored in bulk or interrupt transactions.

transaction.

Indicates a PID error in the received packet of an isochronous


1

| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|--|
| 3 | DMAMOD | R/W | 0 | DMA Request Mode |
| | | | | Value Description |
| | | | | 0 An interrupt is generated after every µDMA packet transfer. |
| | | | | 1 An interrupt is generated only after the entire μDMA transfer is complete. |
| | | | | Note: This bit must not be cleared either before or in the same cycle as the above DMAEN bit is cleared. |
| 2 | DTWE | RO | 0 | Data Toggle Write Enable |
| | | | | Value Description |
| | | | | 0 The DT bit cannot be written. |
| | | | | Enables the current state of the receive endpoint data to be written (see DT bit). |
| | | | | This bit is automatically cleared once the new value is written. |
| 1 | DT | RO | 0 | Data Toggle |
| | | | | When read, this bit indicates the current state of the receive data toggle. |
| | | | | If DTWE is High, this bit may be written with the required setting of the data toggle. If DTWE is Low, any value written to this bit is ignored. Care should be taken when writing to this bit as it should only be changed to RESET the receive endpoint. |
| 0 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |

OTG B / Device Mode

USB Receive Control and Status Endpoint 1 High (USBRXCSRH1)

Base 0x4005.0000 Offset 0x117 Type R/W, reset 0x00



| Bit/Field | Name | Туре | Reset | Description |
|-----------|------------------|------|-------|---|
| 7 | AUTOCL | R/W | 0 | Auto Clear |
| | | | | Value Description |
| | | | | 0 No effect. |
| | | | | 1 Enables the RXRDY bit to be automatically cleared when a packet of USBRXMAXPn bytes has been unloaded from the receive FIFO. When packets of less than the maximum packet size are unloaded, RXRDY must be cleared manually. Care must be taken when using µDMA to unload the receive FIFO as data is read from the receive FIFO in 4 byte chunks regardless of the value of the MAXLOAD field in the USBRXMAXPn register, see "DMA Operation" on page 702. |
| 6 | ISO | R/W | 0 | Isochronous Transfers |
| | | | | Value Description |
| | | | | 0 Enables the receive endpoint for isochronous transfers. |
| | | | | 1 Enables the receive endpoint for bulk/interrupt transfers. |
| 5 | DMAEN | R/W | 0 | DMA Request Enable |
| | | | | Value Description |
| | | | | 0 Disables the μDMA request for the receive endpoint. |
| | | | | 1 Enables the μDMA request for the receive endpoint. |
| | | | | Note: 3 TX and 3 RX endpoints can be connected to the μDMA module. If this bit is set for a particular endpoint, the DMAARX, DMABRX, or DMACRX field in the USB DMA Select (USBDMASEL) register must be programmed correspondingly. |
| 4 | DISNYET / PIDERR | R/W | 0 | Disable NYET / PID Error |
| | | | | Value Description |
| | | | | 0 No effect. |
| | | | | 1 For bulk or interrupt transactions: Disables the sending of NYET handshakes. When this bit is set, all successfully received packets are acknowledged, including at the point at which the FIFO becomes full. |
| | | | | For isochronous transactions: Indicates a PID error in the received packet. |
| 3 | DMAMOD | R/W | 0 | DMA Request Mode |
| | | | | Value Description |
| | | | | 0 An interrupt is generated after every μDMA packet transfer. |
| | | | | 1 An interrupt is generated only after the entire μDMA transfer is complete. |
| | | | | Note: This bit must not be cleared either before or in the same cycle as the above DMAEN bit is cleared. |

| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 2:0 | reserved | RO | 0x0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |

Register 225: USB Receive Byte Count Endpoint 1 (USBRXCOUNT1), offset 0x118

Register 226: USB Receive Byte Count Endpoint 2 (USBRXCOUNT2), offset 0x128

Register 227: USB Receive Byte Count Endpoint 3 (USBRXCOUNT3), offset 0x138

Register 228: USB Receive Byte Count Endpoint 4 (USBRXCOUNT4), offset 0x148

Register 229: USB Receive Byte Count Endpoint 5 (USBRXCOUNT5), offset 0x158

Register 230: USB Receive Byte Count Endpoint 6 (USBRXCOUNT6), offset 0x168

Register 231: USB Receive Byte Count Endpoint 7 (USBRXCOUNT7), offset 0x178

Register 232: USB Receive Byte Count Endpoint 8 (USBRXCOUNT8), offset 0x188

Register 233: USB Receive Byte Count Endpoint 9 (USBRXCOUNT9), offset 0x198

Register 234: USB Receive Byte Count Endpoint 10 (USBRXCOUNT10), offset 0x1A8

Register 235: USB Receive Byte Count Endpoint 11 (USBRXCOUNT11), offset 0x1B8

Register 236: USB Receive Byte Count Endpoint 12 (USBRXCOUNT12), offset 0x1C8

Register 237: USB Receive Byte Count Endpoint 13 (USBRXCOUNT13), offset 0x1D8

Register 238: USB Receive Byte Count Endpoint 14 (USBRXCOUNT14), offset 0x1E8

Register 239: USB Receive Byte Count Endpoint 15 (USBRXCOUNT15), offset 0x1F8


OTG A /

Note: The value returned changes as the FIFO is unloaded and is only valid while the RXRDY bit in the **USBRXCSRLn** register is set.

OTG B / Device **USBRXCOUNTn** is a 16-bit read-only register that holds the number of data bytes in the packet currently in line to be read from the receive FIFO. If the packet is transmitted as multiple bulk packets, the number given is for the combined packet.

USB Receive Byte Count Endpoint 1 (USBRXCOUNT1)

Base 0x4005.0000 Offset 0x118 Type RO, reset 0x0000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 15:13 | reserved | RO | 0x0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 12:0 | COUNT | RO | 0x000 | Receive Packet Count |

Indicates the number of bytes in the receive packet.

Register 240: USB Host Transmit Configure Type Endpoint 1 (USBTXTYPE1), offset 0x11A

Register 241: USB Host Transmit Configure Type Endpoint 2 (USBTXTYPE2), offset 0x12A

Register 242: USB Host Transmit Configure Type Endpoint 3 (USBTXTYPE3), offset 0x13A

Register 243: USB Host Transmit Configure Type Endpoint 4 (USBTXTYPE4), offset 0x14A

Register 244: USB Host Transmit Configure Type Endpoint 5 (USBTXTYPE5), offset 0x15A

Register 245: USB Host Transmit Configure Type Endpoint 6 (USBTXTYPE6), offset 0x16A

Register 246: USB Host Transmit Configure Type Endpoint 7 (USBTXTYPE7), offset 0x17A

Register 247: USB Host Transmit Configure Type Endpoint 8 (USBTXTYPE8), offset 0x18A

Register 248: USB Host Transmit Configure Type Endpoint 9 (USBTXTYPE9), offset 0x19A

Register 249: USB Host Transmit Configure Type Endpoint 10 (USBTXTYPE10), offset 0x1AA

Register 250: USB Host Transmit Configure Type Endpoint 11 (USBTXTYPE11), offset 0x1BA

Register 251: USB Host Transmit Configure Type Endpoint 12 (USBTXTYPE12), offset 0x1CA

Register 252: USB Host Transmit Configure Type Endpoint 13 (USBTXTYPE13), offset 0x1DA

Register 253: USB Host Transmit Configure Type Endpoint 14 (USBTXTYPE14), offset 0x1EA


Register 254: USB Host Transmit Configure Type Endpoint 15 (USBTXTYPE15), offset 0x1FA

OTG A /

USBTXTYPEn is an 8-bit register that must be written with the endpoint number to be targeted by the endpoint, the transaction protocol to use for the currently selected transmit endpoint, and its operating speed.

USB Host Transmit Configure Type Endpoint 1 (USBTXTYPE1)

Base 0x4005.0000 Offset 0x11A Type R/W, reset 0x00



| Bit/Field | Name | Туре | Reset | Description |
|-----------|-------|------|-------|---|
| 7:6 | SPEED | R/W | 0x0 | Operating Speed |
| | | | | This bit field specifies the operating speed of the target Device: |
| | | | | Value Description |
| | | | | 0x0 Default |
| | | | | The target is assumed to be using the same connection speed as the USB controller. |
| | | | | 0x1 Reserved |
| | | | | 0x2 Full |
| | | | | 0x3 Low |
| 5:4 | PROTO | R/W | 0x0 | Protocol |
| | | | | Software must configure this bit field to select the required protocol for the transmit endpoint: |
| | | | | Value Description |
| | | | | 0x0 Control |
| | | | | 0x1 Isochronous |
| | | | | 0x2 Bulk |
| | | | | 0x3 Interrupt |
| 3:0 | TEP | R/W | 0x0 | Target Endpoint Number |
| | | | | |

Software must configure this value to the endpoint number contained in the transmit endpoint descriptor returned to the USB controller during Device enumeration.

Register 255: USB Host Transmit Interval Endpoint 1 (USBTXINTERVAL1), offset 0x11B

Register 256: USB Host Transmit Interval Endpoint 2 (USBTXINTERVAL2), offset 0x12B

Register 257: USB Host Transmit Interval Endpoint 3 (USBTXINTERVAL3), offset 0x13B

Register 258: USB Host Transmit Interval Endpoint 4 (USBTXINTERVAL4), offset 0x14B

Register 259: USB Host Transmit Interval Endpoint 5 (USBTXINTERVAL5), offset 0x15B

Register 260: USB Host Transmit Interval Endpoint 6 (USBTXINTERVAL6), offset 0x16B

Register 261: USB Host Transmit Interval Endpoint 7 (USBTXINTERVAL7), offset 0x17B

Register 262: USB Host Transmit Interval Endpoint 8 (USBTXINTERVAL8), offset 0x18B

Register 263: USB Host Transmit Interval Endpoint 9 (USBTXINTERVAL9), offset 0x19B

Register 264: USB Host Transmit Interval Endpoint 10 (USBTXINTERVAL10), offset 0x1AB

Register 265: USB Host Transmit Interval Endpoint 11 (USBTXINTERVAL11), offset 0x1BB

Register 266: USB Host Transmit Interval Endpoint 12 (USBTXINTERVAL12), offset 0x1CB

Register 267: USB Host Transmit Interval Endpoint 13 (USBTXINTERVAL13), offset 0x1DB

Register 268: USB Host Transmit Interval Endpoint 14 (USBTXINTERVAL14), offset 0x1EB

Register 269: USB Host Transmit Interval Endpoint 15 (USBTXINTERVAL15), offset 0x1FB


OTG A / Host **USBTXINTERVALn** is an 8-bit register that, for interrupt and isochronous transfers, defines the polling interval for the currently selected transmit endpoint. For bulk endpoints, this register defines the number of frames after which the endpoint should time out on receiving a stream of NAK responses.

The **USBTXINTERVALn** register value defines a number of frames, as follows:

| Transfer Type | Speed | Valid values (m) | Interpretation |
|---------------|-------------------------|------------------|--|
| Interrupt | Low-Speed or Full-Speed | 0x01 – 0xFF | The polling interval is <i>m</i> frames. |
| Isochronous | Full-Speed | 0x01 – 0x10 | The polling interval is 2 ^(m-1) frames. |
| Bulk | Full-Speed | 0x02 - 0x10 | The NAK Limit is 2 ^(m-1) frames. A value of 0 or 1 disables the NAK timeout function. |

USB Host Transmit Interval Endpoint 1 (USBTXINTERVAL1)

Base 0x4005.0000 Offset 0x11B Type R/W, reset 0x00



| Bit/Field | Name | Type | Reset | Description |
|-----------|-----------------|------|-------|------------------------|
| 7:0 | TXPOLL / NAKLMT | R/W | 0x00 | TX Polling / NAK Limit |

The polling interval for interrupt/isochronous transfers; the NAK limit for bulk transfers. See table above for valid entries; other values are reserved.

Register 270: USB Host Configure Receive Type Endpoint 1 (USBRXTYPE1), offset 0x11C

Register 271: USB Host Configure Receive Type Endpoint 2 (USBRXTYPE2), offset 0x12C

Register 272: USB Host Configure Receive Type Endpoint 3 (USBRXTYPE3), offset 0x13C

Register 273: USB Host Configure Receive Type Endpoint 4 (USBRXTYPE4), offset 0x14C

Register 274: USB Host Configure Receive Type Endpoint 5 (USBRXTYPE5), offset 0x15C

Register 275: USB Host Configure Receive Type Endpoint 6 (USBRXTYPE6), offset 0x16C

Register 276: USB Host Configure Receive Type Endpoint 7 (USBRXTYPE7), offset 0x17C

Register 277: USB Host Configure Receive Type Endpoint 8 (USBRXTYPE8), offset 0x18C

Register 278: USB Host Configure Receive Type Endpoint 9 (USBRXTYPE9), offset 0x19C

Register 279: USB Host Configure Receive Type Endpoint 10 (USBRXTYPE10), offset 0x1AC

Register 280: USB Host Configure Receive Type Endpoint 11 (USBRXTYPE11), offset 0x1BC

Register 281: USB Host Configure Receive Type Endpoint 12 (USBRXTYPE12), offset 0x1CC

Register 282: USB Host Configure Receive Type Endpoint 13 (USBRXTYPE13), offset 0x1DC

Register 283: USB Host Configure Receive Type Endpoint 14 (USBRXTYPE14), offset 0x1EC

Register 284: USB Host Configure Receive Type Endpoint 15 (USBRXTYPE15), offset 0x1FC

OTG A /

USBRXTYPEn is an 8-bit register that must be written with the endpoint number to be targeted by the endpoint, the transaction protocol to use for the currently selected receive endpoint, and its operating speed.

USB Host Configure Receive Type Endpoint 1 (USBRXTYPE1)


Base 0x4005.0000 Offset 0x11C Type R/W, reset 0x00

3:0

TEP

R/W

0x0



| Bit/Field | Name | Туре | Reset | Description |
|-----------|-------|------|-------|--|
| 7:6 | SPEED | R/W | 0x0 | Operating Speed |
| | | | | This bit field specifies the operating speed of the target Device: |
| | | | | Value Description |
| | | | | 0x0 Default |
| | | | | The target is assumed to be using the same connection speed as the USB controller. |
| | | | | 0x1 Reserved |
| | | | | 0x2 Full |
| | | | | 0x3 Low |
| 5:4 | PROTO | R/W | 0x0 | Protocol |
| | | | | Software must configure this bit field to select the required protocol for the receive endpoint: |
| | | | | Value Description |
| | | | | 0x0 Control |
| | | | | 0x1 Isochronous |
| | | | | 0x2 Bulk |
| | | | | 0x3 Interrupt |
| | | | | |

Target Endpoint Number

Software must set this value to the endpoint number contained in the receive endpoint descriptor returned to the USB controller during Device enumeration.

Register 285: USB Host Receive Polling Interval Endpoint 1 (USBRXINTERVAL1), offset 0x11D

Register 286: USB Host Receive Polling Interval Endpoint 2 (USBRXINTERVAL2), offset 0x12D

Register 287: USB Host Receive Polling Interval Endpoint 3 (USBRXINTERVAL3), offset 0x13D

Register 288: USB Host Receive Polling Interval Endpoint 4 (USBRXINTERVAL4), offset 0x14D

Register 289: USB Host Receive Polling Interval Endpoint 5 (USBRXINTERVAL5), offset 0x15D

Register 290: USB Host Receive Polling Interval Endpoint 6 (USBRXINTERVAL6), offset 0x16D

Register 291: USB Host Receive Polling Interval Endpoint 7 (USBRXINTERVAL7), offset 0x17D

Register 292: USB Host Receive Polling Interval Endpoint 8 (USBRXINTERVAL8), offset 0x18D

Register 293: USB Host Receive Polling Interval Endpoint 9 (USBRXINTERVAL9), offset 0x19D

Register 294: USB Host Receive Polling Interval Endpoint 10 (USBRXINTERVAL10), offset 0x1AD

Register 295: USB Host Receive Polling Interval Endpoint 11 (USBRXINTERVAL11), offset 0x1BD

Register 296: USB Host Receive Polling Interval Endpoint 12 (USBRXINTERVAL12), offset 0x1CD

Register 297: USB Host Receive Polling Interval Endpoint 13 (USBRXINTERVAL13), offset 0x1DD

Register 298: USB Host Receive Polling Interval Endpoint 14 (USBRXINTERVAL14), offset 0x1ED

Register 299: USB Host Receive Polling Interval Endpoint 15 (USBRXINTERVAL15), offset 0x1FD

OTG A / Host **USBRXINTERVALn** is an 8-bit register that, for interrupt and isochronous transfers, defines the polling interval for the currently selected receive endpoint. For bulk endpoints, this register defines the number of frames after which the endpoint should time out on receiving a stream of NAK responses.


The **USBTXINTERVALn** register value defines a number of frames, as follows:

| Transfer Type | Speed | Valid values (m) | Interpretation |
|---------------|-------------------------|------------------|--|
| Interrupt | Low-Speed or Full-Speed | 0x01 – 0xFF | The polling interval is <i>m</i> frames. |
| Isochronous | Full-Speed | 0x01 – 0x10 | The polling interval is 2 ^(m-1) frames. |

| Transfer Type | Speed | Valid values (m) | Interpretation |
|---------------|------------|------------------|--|
| Bulk | Full-Speed | 0x02 – 0x10 | The NAK Limit is 2 ^(m-1) frames. A value of 0 or 1 disables the NAK timeout function. |

USB Host Receive Polling Interval Endpoint 1 (USBRXINTERVAL1)

Base 0x4005.0000 Offset 0x11D Type R/W, reset 0x00



| Bit/Field | Name | Type | Reset | Description |
|-----------|-----------------|------|-------|------------------------|
| 7:0 | TXPOLL / NAKLMT | R/W | 0x00 | RX Polling / NAK Limit |

The polling interval for interrupt/isochronous transfers; the NAK limit for bulk transfers. See table above for valid entries; other values are reserved.

Register 300: USB Request Packet Count in Block Transfer Endpoint 1 (USBRQPKTCOUNT1), offset 0x304

Register 301: USB Request Packet Count in Block Transfer Endpoint 2 (USBRQPKTCOUNT2), offset 0x308

Register 302: USB Request Packet Count in Block Transfer Endpoint 3 (USBRQPKTCOUNT3), offset 0x30C

Register 303: USB Request Packet Count in Block Transfer Endpoint 4 (USBRQPKTCOUNT4), offset 0x310

Register 304: USB Request Packet Count in Block Transfer Endpoint 5 (USBRQPKTCOUNT5), offset 0x314

Register 305: USB Request Packet Count in Block Transfer Endpoint 6 (USBRQPKTCOUNT6), offset 0x318

Register 306: USB Request Packet Count in Block Transfer Endpoint 7 (USBRQPKTCOUNT7), offset 0x31C

Register 307: USB Request Packet Count in Block Transfer Endpoint 8 (USBRQPKTCOUNT8), offset 0x320

Register 308: USB Request Packet Count in Block Transfer Endpoint 9 (USBRQPKTCOUNT9), offset 0x324

Register 309: USB Request Packet Count in Block Transfer Endpoint 10 (USBRQPKTCOUNT10), offset 0x328

Register 310: USB Request Packet Count in Block Transfer Endpoint 11 (USBRQPKTCOUNT11), offset 0x32C

Register 311: USB Request Packet Count in Block Transfer Endpoint 12 (USBRQPKTCOUNT12), offset 0x330

Register 312: USB Request Packet Count in Block Transfer Endpoint 13 (USBRQPKTCOUNT13), offset 0x334

Register 313: USB Request Packet Count in Block Transfer Endpoint 14 (USBRQPKTCOUNT14), offset 0x338

Register 314: USB Request Packet Count in Block Transfer Endpoint 15 (USBRQPKTCOUNT15), offset 0x33C


OTG A /

This 16-bit read/write register is used in Host mode to specify the number of packets that are to be transferred in a block transfer of one or more bulk packets to receive endpoint n. The USB controller uses the value recorded in this register to determine the number of requests to issue where the AUTORQ bit in the **USBRXCSRHn** register has been set. See "IN Transactions as a Host" on page 698.

Note: Multiple packets combined into a single bulk packet within the FIFO count as one packet.

USB Request Packet Count in Block Transfer Endpoint 1 (USBRQPKTCOUNT1)

Base 0x4005.0000 Offset 0x304 Type R/W, reset 0x0000



Sets the number of packets of the size defined by the MAXLOAD bit field that are to be transferred in a block transfer.

Note: This is only used in Host mode when AUTORQ is set. The bit has no effect in Device mode or when AUTORQ is not set.

Register 315: USB Receive Double Packet Buffer Disable (USBRXDPKTBUFDIS), offset 0x340

OTG A / Host **USBRXDPKTBUFDIS** is a 16-bit register that indicates which of the receive endpoints have disabled the double-packet buffer functionality (see the section called "Double-Packet Buffering" on page 695).

USB Receive Double Packet Buffer Disable (USBRXDPKTBUFDIS)

OTG B / Device Base 0x4005.0000 Offset 0x340 Type R/W, reset 0x0000

| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|------|------|------|------|------|------|-----|-----|-----|-----|-----|-----|-----|-----|-----|----------|
| | EP15 | EP14 | EP13 | EP12 | EP11 | EP10 | EP9 | EP8 | EP7 | EP6 | EP5 | EP4 | EP3 | EP2 | EP1 | reserved |
| Туре | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | RO |
| Docot | Λ | Λ | Λ | Λ | Λ | 0 | 0 | Λ | 0 | 0 | Λ | Λ | Λ | 0 | Λ | Λ |

| | Neset 0 | 0 0 0 | 0 0 | | Ū |
|-----------|---------|-------|-------|--|---|
| Bit/Field | Name | Туре | Reset | Description | |
| 15 | EP15 | R/W | 0 | EP15 RX Double-Packet Buffer Disable | |
| | | | | Value DescriptionDisables double-packet buffering.Enables double-packet buffering. | |
| 14 | EP14 | R/W | 0 | EP14 RX Double-Packet Buffer Disable | |
| | | | | Same description as EP15. | |
| 13 | EP13 | R/W | 0 | EP13 RX Double-Packet Buffer Disable | |
| | | | | Same description as EP15. | |
| 12 | EP12 | R/W | 0 | EP12 RX Double-Packet Buffer Disable | |
| | | | | Same description as EP15. | |
| 11 | EP11 | R/W | 0 | EP11 RX Double-Packet Buffer Disable | |
| | | | | Same description as EP15. | |
| 10 | EP10 | R/W | 0 | EP10 RX Double-Packet Buffer Disable | |
| | | | | Same description as EP15. | |
| 9 | EP9 | R/W | 0 | EP9 RX Double-Packet Buffer Disable | |
| | | | | Same description as EP15. | |
| 8 | EP8 | R/W | 0 | EP8 RX Double-Packet Buffer Disable | |
| | | | | Same description as EP15. | |
| 7 | EP7 | R/W | 0 | EP7 RX Double-Packet Buffer Disable | |
| | | | | Same description as EP15. | |
| 6 | EP6 | R/W | 0 | EP6 RX Double-Packet Buffer Disable | |
| | | | | Same description as EP15. | |
| 5 | EP5 | R/W | 0 | EP5 RX Double-Packet Buffer Disable | |
| | | | | Same description as EP15. | |

| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 4 | EP4 | R/W | 0 | EP4 RX Double-Packet Buffer Disable Same description as EP15. |
| 3 | EP3 | R/W | 0 | EP3 RX Double-Packet Buffer Disable Same description as EP15. |
| 2 | EP2 | R/W | 0 | EP2 RX Double-Packet Buffer Disable Same description as EP15. |
| 1 | EP1 | R/W | 0 | EP1 RX Double-Packet Buffer Disable Same description as EP15. |
| 0 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |

Register 316: USB Transmit Double Packet Buffer Disable (USBTXDPKTBUFDIS), offset 0x342

OTG A /

USBTXDPKTBUFDIS is a 16-bit register that indicates which of the transmit endpoints have disabled the double-packet buffer functionality (see the section called "Double-Packet Buffering" on page 694).

USB Transmit Double Packet Buffer Disable (USBTXDPKTBUFDIS)

OTG B / Device Base 0x4005.0000 Offset 0x342 Type R/W, reset 0x0000

| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|------|------|------|------|------|------|-----|-----|-----|-----|-----|-----|-----|-----|-----|----------|
| | EP15 | EP14 | EP13 | EP12 | EP11 | EP10 | EP9 | EP8 | EP7 | EP6 | EP5 | EP4 | EP3 | EP2 | EP1 | reserved |
| Туре | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | RO |
| Donot | ^ | ^ | ^ | ^ | | ^ | ^ | ^ | ^ | ^ | ^ | ^ | ^ | ^ | ^ | ^ |

| Bit/Field | Name | Туре | Reset | Description |
|-----------|------|------|-------|--|
| 15 | EP15 | R/W | 0 | EP15 TX Double-Packet Buffer Disable |
| | | | | Value Description 0 Disables double-packet buffering. 1 Enables double-packet buffering. |
| 14 | EP14 | R/W | 0 | EP14 TX Double-Packet Buffer Disable Same description as EP15. |
| 13 | EP13 | R/W | 0 | EP13 TX Double-Packet Buffer Disable Same description as EP15. |
| 12 | EP12 | R/W | 0 | EP12 TX Double-Packet Buffer Disable Same description as EP15. |
| 11 | EP11 | R/W | 0 | EP11 TX Double-Packet Buffer Disable Same description as EP15. |
| 10 | EP10 | R/W | 0 | EP10 TX Double-Packet Buffer Disable Same description as EP15. |
| 9 | EP9 | R/W | 0 | EP9 TX Double-Packet Buffer Disable Same description as EP15. |
| 8 | EP8 | R/W | 0 | EP8 TX Double-Packet Buffer Disable Same description as EP15. |
| 7 | EP7 | R/W | 0 | EP7 TX Double-Packet Buffer Disable Same description as EP15. |
| 6 | EP6 | R/W | 0 | EP6 TX Double-Packet Buffer Disable Same description as EP15. |
| 5 | EP5 | R/W | 0 | EP5 TX Double-Packet Buffer Disable Same description as EP15. |

| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 4 | EP4 | R/W | 0 | EP4 TX Double-Packet Buffer Disable Same description as EP15. |
| 3 | EP3 | R/W | 0 | EP3 TX Double-Packet Buffer Disable Same description as EP15. |
| 2 | EP2 | R/W | 0 | EP2 TX Double-Packet Buffer Disable Same description as EP15. |
| 1 | EP1 | R/W | 0 | EP1 TX Double-Packet Buffer Disable Same description as EP15. |
| 0 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |

Register 317: USB External Power Control (USBEPC), offset 0x400

OTG A / Host This 32-bit register specifies the function of the two-pin external power interface (USB0EPEN and USB0PFLT). The assertion of the power fault input may generate an automatic action, as controlled by the hardware configuration registers. The automatic action is necessary because the fault condition may require a response faster than one provided by firmware.

OTG B /
Device


D:4/E:-14

7

USB External Power Control (USBEPC)

Base 0x4005.0000 Offset 0x400

Type R/W, reset 0x0000.0000



| Bivrieid | Name | туре | Reset | Description |
|----------|----------|------|----------|---|
| 31:10 | reserved | RO | 0x0000.0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 9:8 | PFLTACT | R/W | 0x0 | Power Fault Action |

D = = ==i=+i==

This bit field specifies how the USB0EPEN signal is changed when detecting a USB power fault.

Value Description 0x0 Unchanged

 $\tt USB0EPEN$ is controlled by the combination of the $\tt EPEN$ and $\tt EPENDE$ bits.

0x1 Tristate

USB0EPEN is undriven (tristate).

0x2 Low

USBOEPEN is driven Low.

0x3 High

USB0EPEN is driven High.

reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 6 | PFLTAEN | R/W | 0 | Power Fault Action Enable |
| | | | | This bit specifies whether a USB power fault triggers any automatic corrective action regarding the driven state of the USB0EPEN signal. |
| | | | | Value Description |
| | | | | 0 Disabled |
| | | | | $\tt USB0EPEN$ is controlled by the combination of the $\tt EPEN$ and $\tt EPENDE$ bits. |
| | | | | 1 Enabled |
| | | | | The ${\tt USB0EPEN}$ output is automatically changed to the state specified by the ${\tt PFLTACT}$ field. |
| 5 | PFLTSEN | R/W | 0 | Power Fault Sense |
| | | | | This bit specifies the logical sense of the ${\tt USBOPFLT}$ input signal that indicates an error condition. |
| | | | | The complementary state is the inactive state. |
| | | | | Value Description |
| | | | | 0 Low Fault |
| | | | | If USB0PFLT is driven Low, the power fault is signaled internally (if enabled by the PFLTEN bit). |
| | | | | 1 High Fault |
| | | | | If USBOPFLT is driven High, the power fault is signaled internally (if enabled by the PFLTEN bit). |
| 4 | PFLTEN | R/W | 0 | Power Fault Input Enable |
| | | | | This bit specifies whether the ${\tt USBOPFLT}$ input signal is used in internal logic. |
| | | | | Value Description |
| | | | | 0 Not Used |
| | | | | The USBOPFLT signal is ignored. |
| | | | | 1 Used |
| | | | | The USB0PFLT signal is used internally. |
| 3 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |

| Bit/Field | Name | Туре | Reset | Description |
|-----------|--------|------|-------|---|
| 2 | EPENDE | R/W | 0 | EPEN Drive Enable |
| | | | | This bit specifies whether the USB0EPEN signal is driven or undriven (tristate). When driven, the signal value is specified by the EPEN field. When not driven, the EPEN field is ignored and the USB0EPEN signal is placed in a high-impedance state. |
| | | | | Value Description |
| | | | | 0 Not Driven |
| | | | | The USB0EPEN signal is high impedance. |
| | | | | 1 Driven |
| | | | | The $\tt USB0EPEN$ signal is driven to the logical value specified by the value of the $\tt EPEN$ field. |
| | | | | The USB0EPEN signal is undriven at reset because the sense of the external power supply enable is unknown. By adding the high-impedance state, system designers may bias the power supply enable to the disabled state using a large resistor (100 k Ω) and later configure and drive the output signal to enable the power supply. |
| 1:0 | EPEN | R/W | 0x0 | External Power Supply Enable Configuration |
| | | | | This bit field specifies and controls the logical value driven on the USB0EPEN signal. |
| | | | | Value Description |
| | | | | 0x0 Power Enable Active Low |
| | | | | The USB0EPEN signal is driven Low if the EPENDE bit is set. |
| | | | | 0x1 Power Enable Active High |
| | | | | The USB0EPEN signal is driven High if the EPENDE bit is set. |
| | | | | 0x2 Power Enable High if VBUS Low |
| | | | | The USB0EPEN signal is driven High when the A device is not recognized. |
| | | | | 0x3 Power Enable High if VBUS High |
| | | | | The USB0EPEN signal is driven High when the A device is recognized. |

Register 318: USB External Power Control Raw Interrupt Status (USBEPCRIS), offset 0x404




This 32-bit register specifies the unmasked interrupt status of the two-pin external power interface.

USB External Power Control Raw Interrupt Status (USBEPCRIS)

Base 0x4005.0000

Offset 0x404 Type RO, reset 0x0000.0000

OTG B / Device



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|------------|---|
| 31:1 | reserved | RO | 0x0000.000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 0 | PF | RO | 0 | USB Power Fault Interrupt Status |

Value Description

- A Power Fault status has been detected.
- 0 An interrupt has not occurred.

This bit is cleared by writing a 1 to the ${\tt PF}$ bit in the USBEPCISC register.

Register 319: USB External Power Control Interrupt Mask (USBEPCIM), offset 0x408

OTG A /


This 32-bit register specifies the interrupt mask of the two-pin external power interface.

USB External Power Control Interrupt Mask (USBEPCIM)

Base 0x4005.0000

Offset 0x408
Type R/W, reset 0x0000.0000

OTG B / Device



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|------------|---|
| 31:1 | reserved | RO | 0x0000.000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 0 | PF | R/W | 0 | USB Power Fault Interrupt Mask |

Value Description

- 1 The raw interrupt signal from a detected power fault is sent to the interrupt controller.
- 0 A detected power fault does not affect the interrupt status.


Register 320: USB External Power Control Interrupt Status and Clear (USBEPCISC), offset 0x40C



This 32-bit register specifies the masked interrupt status of the two-pin external power interface. It also provides a method to clear the interrupt state.

USB External Power Control Interrupt Status and Clear (USBEPCISC)

OTG B / Device Base 0x4005.0000 Offset 0x40C Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|-------|------------|---|
| 31:1 | reserved | RO | 0x0000.000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 0 | PF | R/W1C | 0 | USB Power Fault Interrupt Status and Clear |

Value Description

- The PF bits in the USBEPCRIS and USBEPCIM registers are set, providing an interrupt to the interrupt controller.
- 0 No interrupt has occurred or the interrupt is masked.

This bit is cleared by writing a 1. Clearing this bit also clears the ${\tt PF}$ bit in the **USBEPCRIS** register.

Register 321: USB Device RESUME Raw Interrupt Status (USBDRRIS), offset 0x410




The **USBDRRIS** 32-bit register is the raw interrupt status register. On a read, this register gives the current raw status value of the corresponding interrupt prior to masking. A write has no effect.

USB Device RESUME Raw Interrupt Status (USBDRRIS)

OTG B /

Base 0x4005.0000 Offset 0x410 Type RO, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|------------|---|
| 31:1 | reserved | RO | 0x0000.000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 0 | RESUME | RO | 0 | RESUME Interrupt Status |

Value Description

- 1 A RESUME status has been detected.
- 0 An interrupt has not occurred.

This bit is cleared by writing a 1 to the ${\tt RESUME}$ bit in the ${\tt USBDRISC}$ register.

Register 322: USB Device RESUME Interrupt Mask (USBDRIM), offset 0x414




The **USBDRIM** 32-bit register is the masked interrupt status register. On a read, this register gives the current masked status value of the corresponding interrupt. A write has no effect.

USB Device RESUME Interrupt Mask (USBDRIM)

OTG B /
Device

Base 0x4005.0000 Offset 0x414 Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:1 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 0 | RESUME | R/W | 0 | RESUME Interrupt Mask |

Value Description

- 1 The raw interrupt signal from a detected RESUME is sent to the interrupt controller. This bit should only be set when a SUSPEND has been detected (the SUSPEND bit in the **USBIS** register is set).
- 0 A detected RESUME does not affect the interrupt status.


Register 323: USB Device RESUME Interrupt Status and Clear (USBDRISC), offset 0x418

OTG A /

The **USBDRISC** 32-bit register is the interrupt clear register. On a write of 1, the corresponding interrupt is cleared. A write of 0 has no effect.

USB Device RESUME Interrupt Status and Clear (USBDRISC)

OTG B / Device Base 0x4005.0000 Offset 0x418 Type W1C, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|-------|------------|---|
| 31:1 | reserved | RO | 0x0000.000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 0 | RESUME | R/W1C | 0 | RESUME Interrupt Status and Clear |

Value Description

- 1 The RESUME bits in the **USBDRRIS** and **USBDRCIM** registers are set, providing an interrupt to the interrupt controller.
- 0 No interrupt has occurred or the interrupt is masked.

This bit is cleared by writing a 1. Clearing this bit also clears the $\tt RESUME$ bit in the **USBDRCRIS** register.

Register 324: USB General-Purpose Control and Status (USBGPCS), offset 0x41C

OTG A /


USBGPCS provides the state of the internal ID signal.

USB General-Purpose Control and Status (USBGPCS)

Base 0x4005.0000

Offset 0x41C Type R/W, reset 0x0000.0000

OTG B /



| Bit/Field | Name | Туре | Reset | Description |
|-----------|-----------|------|------------|---|
| 31:2 | reserved | RO | 0x0000.000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 1 | DEVMODOTG | R/W | 0 | Enable Device Mode This bit enables the DEVMOD bit to control the state of the internal ID signal in OTG mode. |
| | | | | Value Description |
| | | | | The mode is specified by the state of the internal ID signal. |
| | | | | 1 This bit enables the DEVMOD bit to control the internal ID signal. |
| 0 | DEVMOD | R/W | 0 | Device Mode |

This bit specifies the state of the internal ID signal in Host mode and in OTG mode when the <code>DEVMODOTG</code> bit is set.

In Device mode this bit is ignored (assumed set).

Value Description

0 Host mode

1 Device mode

Register 325: USB VBUS Droop Control (USBVDC), offset 0x430




This 32-bit register enables a controlled masking of VBUS to compensate for any in-rush current by a Device that is connected to the Host controller. The in-rush current can cause VBUS to droop, causing the USB controller's behavior to be unexpected. The USB Host controller allows VBUS to fall lower than the VBUS Valid level (4.5 V) but not below AValid (2.0 V) for 65 microseconds without signaling a VBUSERR interrupt in the controller. Without this, any glitch on VBUS would force the USB Host controller to remove power from VBUS and then re-enumerate the Device.

USB VBUS Droop Control (USBVDC)

Base 0x4005.0000 Offset 0x430

Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|------------|---|
| 31:1 | reserved | RO | 0x0000.000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 0 | VBDEN | R/W | 0 | VBUS Droop Enable |

Value Description

- 0 No effect.
- Any changes from VBUSVALID are masked when VBUS goes below 4.5 V but not lower than 2.0 V for 65 microseconds. During this time, the VBUS state indicates VBUSVALID.


Register 326: USB VBUS Droop Control Raw Interrupt Status (USBVDCRIS), offset 0x434



This 32-bit register specifies the unmasked interrupt status of the VBUS droop limit of 65 microseconds.

USB VBUS Droop Control Raw Interrupt Status (USBVDCRIS)

Offset 0x434 Type RO, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|------------|---|
| 31:1 | reserved | RO | 0x0000.000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 0 | VD | RO | 0 | VBUS Droop Raw Interrupt Status |

Value Description

- A VBUS droop lasting for 65 microseconds has been detected.
- 0 An interrupt has not occurred.

This bit is cleared by writing a 1 to the VD bit in the USBVDCISC register.

Register 327: USB VBUS Droop Control Interrupt Mask (USBVDCIM), offset 0x438


OTG A /

This 32-bit register specifies the interrupt mask of the VBUS droop.

USB VBUS Droop Control Interrupt Mask (USBVDCIM)

Base 0x4005.0000

Offset 0x438
Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|------------|---|
| 31:1 | reserved | RO | 0x0000.000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 0 | VD | R/W | 0 | VBUS Droop Interrupt Mask |

Value Description

- 1 The raw interrupt signal from a detected VBUS droop is sent to the interrupt controller.
- 0 A detected VBUS droop does not affect the interrupt status.

Register 328: USB VBUS Droop Control Interrupt Status and Clear (USBVDCISC), offset 0x43C




This 32-bit register specifies the masked interrupt status of the VBUS droop and provides a method to clear the interrupt state.

USB VBUS Droop Control Interrupt Status and Clear (USBVDCISC)

Base 0x4005.0000

Offset 0x43C Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|-------|------------|---|
| 31:1 | reserved | RO | 0x0000.000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 0 | VD | R/W1C | 0 | VBUS Droop Interrupt Status and Clear |

Value Description

- The VD bits in the USBVDCRIS and USBVDCIM registers are set, providing an interrupt to the interrupt controller.
- 0 No interrupt has occurred or the interrupt is masked.

This bit is cleared by writing a 1. Clearing this bit also clears the $\mathtt{V}\mathtt{D}$ bit in the USBVDCRIS register.

Register 329: USB ID Valid Detect Raw Interrupt Status (USBIDVRIS), offset 0x444


OTG

This 32-bit register specifies whether the unmasked interrupt status of the ID value is valid.

USB ID Valid Detect Raw Interrupt Status (USBIDVRIS)

Base 0x4005.0000

Offset 0x444
Type RO, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|------------|---|
| 31:1 | reserved | RO | 0x0000.000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 0 | ID | RO | 0 | ID Valid Detect Raw Interrupt Status |

Value Description

- 1 A valid ID has been detected.
- 0 An interrupt has not occurred.

This bit is cleared by writing a 1 to the ${\tt ID}$ bit in the **USBIDVISC** register.

Register 330: USB ID Valid Detect Interrupt Mask (USBIDVIM), offset 0x448


OTG

This 32-bit register specifies the interrupt mask of the ID valid detection.

USB ID Valid Detect Interrupt Mask (USBIDVIM)

Base 0x4005.0000 Offset 0x448

Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|------------|---|
| 31:1 | reserved | RO | 0x0000.000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 0 | ID | R/W | 0 | ID Valid Detect Interrupt Mask |

Value Description

- 1 The raw interrupt signal from a detected ID valid is sent to the interrupt controller.
- 0 A detected ID valid does not affect the interrupt status.

Register 331: USB ID Valid Detect Interrupt Status and Clear (USBIDVISC), offset 0x44C




This 32-bit register specifies the masked interrupt status of the ID valid detect. It also provides a method to clear the interrupt state.

USB ID Valid Detect Interrupt Status and Clear (USBIDVISC)

Base 0x4005.0000

Offset 0x44C Type R/W1C, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|-------|------------|---|
| 31:1 | reserved | RO | 0x0000.000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 0 | ID | R/W1C | 0 | ID Valid Detect Interrupt Status and Clear |

Value Description

- The ${\tt ID}$ bits in the **USBIDVRIS** and **USBIDVIM** registers are set, providing an interrupt to the interrupt controller.
- No interrupt has occurred or the interrupt is masked. 0

This bit is cleared by writing a 1. Clearing this bit also clears the ID bit in the USBIDVRIS register.

Register 332: USB DMA Select (USBDMASEL), offset 0x450



This 32-bit register specifies which endpoints are mapped to the 6 allocated μDMA channels, see Table 9-1 on page 252 for more information on channel assignments.

USB DMA Select (USBDMASEL)

OTG B /
Device

Base 0x4005.0000 Offset 0x450 Type R/W, reset 0x0033.2211

| | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|-------|----------|-----|-----|-----|-----|--------|--------|-----|--------|-----|--------|-----|--------|-----|-----|-----|
| | reserved | | | | | | DMACTX | | | | DMACRX | | | | | |
| Type | RO | RO | RO | RO | RO | RO | RO | RO | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |
| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | DMA | BTX | 1 | | DMABRX | | | DMAATX | | | 1 | DMAARX | | | |
| Туре | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Reset | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |

| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:24 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 23:20 | DMACTX | R/W | 0x3 | DMA C TX Select |

Specifies the TX mapping of the third USB endpoint on μDMA channel 5 (primary assignment).

| Value | Description |
|-------|----------------|
| 0x0 | reserved |
| 0x1 | Endpoint 1 TX |
| 0x2 | Endpoint 2 TX |
| 0x3 | Endpoint 3 TX |
| 0x4 | Endpoint 4 TX |
| 0x5 | Endpoint 5 TX |
| 0x6 | Endpoint 6 TX |
| 0x7 | Endpoint 7 TX |
| 8x0 | Endpoint 8 TX |
| 0x9 | Endpoint 9 TX |
| 0xA | Endpoint 10 TX |
| 0xB | Endpoint 11 TX |
| 0xC | Endpoint 12 TX |
| 0xD | Endpoint 13 TX |
| 0xE | Endpoint 14 TX |
| 0xF | Endpoint 15 TX |

| Bit/Field | Name | Туре | Reset | Description |
|-----------|--------|------|-------|--|
| 19:16 | DMACRX | R/W | 0x3 | DMA C RX Select |
| | | | | Specifies the RX and TX mapping of the third USB endpoint on μDMA channel 4 (primary assignment). |
| | | | | Value Description |
| | | | | 0x0 reserved |
| | | | | 0x1 Endpoint 1 RX |
| | | | | 0x2 Endpoint 2 RX |
| | | | | 0x3 Endpoint 3 RX |
| | | | | 0x4 Endpoint 4 RX |
| | | | | 0x5 Endpoint 5 RX |
| | | | | 0x6 Endpoint 6 RX |
| | | | | 0x7 Endpoint 7 RX |
| | | | | 0x8 Endpoint 8 RX |
| | | | | 0x9 Endpoint 9 RX |
| | | | | 0xA Endpoint 10 RX |
| | | | | 0xB Endpoint 11 RX |
| | | | | 0xC Endpoint 12 RX |
| | | | | 0xD Endpoint 13 RX |
| | | | | 0xE Endpoint 14 RX |
| | | | | 0xF Endpoint 15 RX |
| 15:12 | DMABTX | R/W | 0x2 | DMA B TX Select |
| | | | | Specifies the TX mapping of the second USB endpoint on μDMA channel 3 (primary assignment). |
| | | | | Same bit definitions as the DMACTX field. |
| 11:8 | DMABRX | R/W | 0x2 | DMA B RX Select |
| | | | | Specifies the RX mapping of the second USB endpoint on μDMA channel 2 (primary assignment). |
| | | | | Same bit definitions as the DMACRX field. |
| 7:4 | DMAATX | R/W | 0x1 | DMA A TX Select |
| | | | | Specifies the TX mapping of the first USB endpoint on μDMA channel 1 (primary assignment). |
| | | | | Same bit definitions as the DMACTX field. |
| 3:0 | DMAARX | R/W | 0x1 | DMA A RX Select |
| | | | | Specifies the RX mapping of the first USB endpoint on μDMA channel 0 (primary assignment). |
| | | | | Same bit definitions as the DMACRX field. |

19 Analog Comparators

An analog comparator is a peripheral that compares two analog voltages and provides a logical output that signals the comparison result.

Note: Not all comparators have the option to drive an output pin.


The comparator can provide its output to a device pin, acting as a replacement for an analog comparator on the board. In addition, the comparator can signal the application via interrupts or trigger the start of a sample sequence in the ADC. The interrupt generation and ADC triggering logic is separate and independent. This flexibility means, for example, that an interrupt can be generated on a rising edge and the ADC triggered on a falling edge.

The Stellaris[®] LM3S5P56 microcontroller provides two independent integrated analog comparators with the following functions:

- Compare external pin input to external pin input or to internal programmable voltage reference
- Compare a test voltage against any one of the following voltages:
 - An individual external reference voltage
 - A shared single external reference voltage
 - A shared internal reference voltage

19.1 Block Diagram

Figure 19-1. Analog Comparator Module Block Diagram



19.2 Signal Description

Table 19-1 on page 829 lists the external signals of the Analog Comparators and describes the function of each. The Analog Comparator output signals are alternate functions for some GPIO signals and default to be GPIO signals at reset. The column in the table below titled "Pin Mux/Pin Assignment" lists the possible GPIO pin placements for the Analog Comparator signals. The AFSEL bit in the **GPIO Alternate Function Select (GPIOAFSEL)** register (page 330) should be set to choose the Analog Comparator function. The number in parentheses is the encoding that must be programmed into the PMCn field in the **GPIO Port Control (GPIOPCTL)** register (page 347) to assign the Analog Comparator signal to the specified GPIO port pin. The positive and negative input signals are configured by clearing the DEN bit in the **GPIO Digital Enable (GPIODEN)** register. For more information on configuring GPIOs, see "General-Purpose Input/Outputs (GPIOs)" on page 308.

Table 19-1. Signals for Analog Comparators

| Pin Name | Pin Number | Pin Mux / Pin Assignment | Pin Type | Buffer Type ^a | Description |
|----------|----------------|-------------------------------|----------|--------------------------|-------------------------------------|
| C0+ | 56 | PB6 | 1 | Analog | Analog comparator 0 positive input. |
| C0- | 58 | PB4 | 1 | Analog | Analog comparator 0 negative input. |
| COo | 14 56 57 | PC5 (3) PB6 (3) PB5 (1) | 0 | TTL | Analog comparator 0 output. |
| C1+ | 14 | PC5 | 1 | Analog | Analog comparator 1 positive input. |
| C1- | 57 | PB5 | 1 | Analog | Analog comparator 1 negative input. |
| Clo | 14 16 | PC5 (2) PC7 (7) | 0 | TTL | Analog comparator 1 output. |

a. The TTL designation indicates the pin has TTL-compatible voltage levels.


19.3 Functional Description

The comparator compares the VIN- and VIN+ inputs to produce an output, VOUT.

```
VIN- < VIN+, VOUT = 1
VIN- > VIN+, VOUT = 0
```

As shown in Figure 19-2 on page 830, the input source for VIN- is an external input, Cn-. In addition to an external input, Cn+, input sources for VIN+ can be the C0+ or an internal reference, V_{IREF} .

Figure 19-2. Structure of Comparator Unit



A comparator is configured through two status/control registers, Analog Comparator Control (ACCTL) and Analog Comparator Status (ACSTAT). The internal reference is configured through one control register, Analog Comparator Reference Voltage Control (ACREFCTL). Interrupt status and control are configured through three registers, Analog Comparator Masked Interrupt Status (ACMIS), Analog Comparator Raw Interrupt Status (ACRIS), and Analog Comparator Interrupt Enable (ACINTEN).

Typically, the comparator output is used internally to generate an interrupt as controlled by the ISEN bit in the **ACCTL** register. The output may also be used to drive an external pin, Co or generate an analog-to-digital converter (ADC) trigger.

Important: The ASRCP bits in the ACCTL register must be set before using the analog comparators.

19.3.1 Internal Reference Programming

The structure of the internal reference is shown in Figure 19-3 on page 830. The internal reference is controlled by a single configuration register (**ACREFCTL**). Table 19-2 on page 831 shows the programming options to develop specific internal reference values, to compare an external voltage against a particular voltage generated internally (V_{IREF}).

Figure 19-3. Comparator Internal Reference Structure




Table 19-2. Internal Reference Voltage and ACREFCTL Field Values

| ACREFCTL Register | | Output Reference Voltage Based on VREF Field Value | | | | | | |
|-------------------|---------------|---|--|--|--|--|--|--|
| EN Bit Value | RNG Bit Value | | | | | | | |
| EN=0 | RNG=X | 0 V (GND) for any value of <code>VREF</code> ; however, it is recommended that <code>RNG=1</code> and <code>VREF=0</code> for the least noisy ground reference. | | | | | | |
| EN=1 | RNG=0 | Total resistance in ladder is 31 R. | | | | | | |
| | | $V_{IREF} = V_{DDA} 	imes rac{R_{VREF}}{R_{T}}$ | | | | | | |
| | | $V_{IREF} = V_{DDA} \times \frac{(VREF + 8)}{31}$ | | | | | | |
| | | $V_{IREF} = 0.85 + 0.106 \times VREF$ | | | | | | |
| | | The range of internal reference in this mode is 0.85-2.448 V. | | | | | | |
| | RNG=1 | Total resistance in ladder is 23 R. | | | | | | |
| | | $V_{IREF} = V_{DDA} 	imes rac{R_{VREF}}{R_{T}}$ | | | | | | |
| | | $V_{IREF} = V_{DDA} \times \frac{VREF}{23}$ | | | | | | |
| | | VIREF = 0.143 × VREF | | | | | | |
| | | The range of internal reference for this mode is 0-2.152 V. | | | | | | |

19.4 Initialization and Configuration

The following example shows how to configure an analog comparator to read back its output value from an internal register.

- **1.** Enable the analog comparator 0 clock by writing a value of 0x0010.0000 to the **RCGC1** register in the System Control module (see page 169).
- 2. In the GPIO module, enable the GPIO port/pin associated with the input signals as GPIO inputs. To determine which GPIO to configure, see Table 23-4 on page 947.
- 3. Configure the PMCn fields in the **GPIOPCTL** register to assign the analog comparator output signals to the appropriate pins (see page 347 and Table 23-5 on page 952).

- **4.** Configure the internal voltage reference to 1.65 V by writing the **ACREFCTL** register with the value 0x0000.030C.
- **5.** Configure the comparator to use the internal voltage reference and to *not* invert the output by writing the **ACCTLn** register with the value of 0x0000.040C.
- 6. Delay for 10 µs.
- 7. Read the comparator output value by reading the ACSTATn register's OVAL value.

Change the level of the comparator negative input signal C- to see the OVAL value change.

19.5 Register Map

Table 19-3 on page 832 lists the comparator registers. The offset listed is a hexadecimal increment to the register's address, relative to the Analog Comparator base address of 0x4003.C000. Note that the analog comparator clock must be enabled before the registers can be programmed (see page 169).

Table 19-3. Analog Comparators Register Map

| Offset | Name | Туре | Reset | Description | See page |
|--------|----------|-------|-------------|---|-------------|
| 0x000 | ACMIS | R/W1C | 0x0000.0000 | Analog Comparator Masked Interrupt Status | 833 |
| 0x004 | ACRIS | RO | 0x0000.0000 | Analog Comparator Raw Interrupt Status | 834 |
| 0x008 | ACINTEN | R/W | 0x0000.0000 | Analog Comparator Interrupt Enable | 835 |
| 0x010 | ACREFCTL | R/W | 0x0000.0000 | Analog Comparator Reference Voltage Control | 836 |
| 0x020 | ACSTAT0 | RO | 0x0000.0000 | Analog Comparator Status 0 | 837 |
| 0x024 | ACCTL0 | R/W | 0x0000.0000 | Analog Comparator Control 0 | 838 |
| 0x040 | ACSTAT1 | RO | 0x0000.0000 | Analog Comparator Status 1 | 837 |
| 0x044 | ACCTL1 | R/W | 0x0000.0000 | Analog Comparator Control 1 | 838 |

19.6 Register Descriptions

The remainder of this section lists and describes the Analog Comparator registers, in numerical order by address offset.

Register 1: Analog Comparator Masked Interrupt Status (ACMIS), offset 0x000

This register provides a summary of the interrupt status (masked) of the comparator.

Analog Comparator Masked Interrupt Status (ACMIS)

Name


Type

Reset

Base 0x4003.C000 Offset 0x000

Bit/Field

Type R/W1C, reset 0x0000.0000



| | | 71- | | The second secon |
|------|----------|-------|------------|--|
| 31:2 | reserved | RO | 0x0000.000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 1 | IN1 | R/W1C | 0 | Comparator 1 Masked Interrupt Status |
| | | | | Value Description |
| | | | | 1 The IN1 bits in the ACRIS register and the ACINTEN registers are set, providing an interrupt to the interrupt controller. |
| | | | | 0 No interrupt has occurred or the interrupt is masked. |
| | | | | This bit is cleared by writing a 1. Clearing this bit also clears the ${\tt INl}$ bit in the ${\textbf{ACRIS}}$ register. |
| 0 | IN0 | R/W1C | 0 | Comparator 0 Masked Interrupt Status |
| | | | | |

Description

Value Description

- 1 The INO bits in the **ACRIS** register and the **ACINTEN** registers are set, providing an interrupt to the interrupt controller.
- 0 No interrupt has occurred or the interrupt is masked.

This bit is cleared by writing a 1. Clearing this bit also clears the ${\tt IN0}$ bit in the ACRIS register.


Register 2: Analog Comparator Raw Interrupt Status (ACRIS), offset 0x004

This register provides a summary of the interrupt status (raw) of the comparator. The bits in this register must be enabled to generate interrupts using the **ACINTEN** register.

Analog Comparator Raw Interrupt Status (ACRIS)

Base 0x4003.C000

Offset 0x004 Type RO, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|------------|---|
| 31:2 | reserved | RO | 0x0000.000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 1 | IN1 | RO | 0 | Comparator 1 Interrupt Status |
| | | | | Value Description |
| | | | | 1 Comparator 1 has generated an interruptfor an event as configured by the ISEN bit in the ACCTL1 register. |
| | | | | 0 An interrupt has not occurred. |
| | | | | This bit is cleared by writing a 1 to the IN1 bit in the ACMIS register. |
| 0 | IN0 | RO | 0 | Comparator 0 Interrupt Status |

Value Description

- Comparator 0 has generated an interrupt for an event as configured by the ISEN bit in the ACCTL0 register.
- An interrupt has not occurred. 0

This bit is cleared by writing a 1 to the INO bit in the ACMIS register.


Register 3: Analog Comparator Interrupt Enable (ACINTEN), offset 0x008

This register provides the interrupt enable for the comparators.

Analog Comparator Interrupt Enable (ACINTEN)

Base 0x4003.C000 Offset 0x008

Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:2 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 1 | IN1 | R/W | 0 | Comparator 1 Interrupt Enable |
| | | | | Value Description |
| | | | | 1 The raw interrupt signal comparator 1 is sent to the interrupt controller. |
| | | | | O A comparator 1 interrupt does not affect the interrupt status. |
| 0 | IN0 | R/W | 0 | Comparator 0 Interrupt Enable |

Value Description

- 1 The raw interrupt signal comparator 0 is sent to the interrupt controller.
- O A comparator 0 interrupt does not affect the interrupt status.

Register 4: Analog Comparator Reference Voltage Control (ACREFCTL), offset 0x010

This register specifies whether the resistor ladder is powered on as well as the range and tap.

Analog Comparator Reference Voltage Control (ACREFCTL)

Name


Type

Reset

Base 0x4003.C000

Bit/Field

Offset 0x010
Type R/W, reset 0x0000.0000



Description

| | | 71 | | The second secon |
|-------|----------|-----|----------|--|
| 31:10 | reserved | RO | 0x0000.0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 9 | EN | R/W | 0 | Resistor Ladder Enable |
| | | | | Value Description |
| | | | | 0 The resistor ladder is unpowered. |
| | | | | Powers on the resistor ladder. The resistor ladder is connected to V_{DDA} . |
| | | | | This bit is cleared at reset so that the internal reference consumes the least amount of power if it is not used. |
| 8 | RNG | R/W | 0 | Resistor Ladder Range |
| | | | | Value Description |
| | | | | 0 The resistor ladder has a total resistance of 31 R. |
| | | | | 1 The resistor ladder has a total resistance of 23 R. |
| 7:4 | reserved | RO | 0x0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 3:0 | VREF | R/W | 0x0 | Resistor Ladder Voltage Ref |
| | | | | The same to the Could be a self-to the desired and the self-to the |


The $\ensuremath{\mathtt{VREF}}$ bit field specifies the resistor ladder tap that is passed through an analog multiplexer. The voltage corresponding to the tap position is the internal reference voltage available for comparison. See Table 19-2 on page 831 for some output reference voltage examples.

Register 5: Analog Comparator Status 0 (ACSTAT0), offset 0x020 Register 6: Analog Comparator Status 1 (ACSTAT1), offset 0x040

These registers specify the current output value of the comparator.

Analog Comparator Status 0 (ACSTAT0)

Base 0x4003.C000 Offset 0x020 Type RO, reset 0x0000.0000




| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|------------|--|
| 31:2 | reserved | RO | 0x0000.000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 1 | OVAL | RO | 0 | Comparator Output Value |
| | | | | Value Description $0 \qquad VIN- > VIN+ \\ 1 \qquad VIN- < VIN+ \\ VIN - is the voltage on the Cn- pin. VIN+ is the voltage on the Cn+ pin, the C0+ pin, or the internal voltage reference (V_{IREF}) as defined by the$ |
| | | | | ASRCP bit in the ACCTL register. |
| 0 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |

Register 7: Analog Comparator Control 0 (ACCTL0), offset 0x024 Register 8: Analog Comparator Control 1 (ACCTL1), offset 0x044

These registers configure the comparator's input and output.

Analog Comparator Control 0 (ACCTL0)

Base 0x4003.C000 Offset 0x024 Type R/W, reset 0x0000.0000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|----------|---|
| 31:12 | reserved | RO | 0x0000.0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 11 | TOEN | R/W | 0 | Trigger Output Enable |
| | | | | Value Description |
| | | | | 0 ADC events are suppressed and not sent to the ADC. |
| | | | | 1 ADC events are sent to the ADC. |
| 10:9 | ASRCP | R/W | 0x0 | Analog Source Positive |
| | | | | The ASRCP field specifies the source of input voltage to the VIN+ terminal of the comparator. The encodings for this field are as follows: |
| | | | | Value Description |
| | | | | 0x0 Pin value of Cn+ |
| | | | | 0x1 Pin value of C0+ |
| | | | | 0x2 Internal voltage reference (V _{IREF}) |
| | | | | 0x3 Reserved |
| 8 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7 | TSLVAL | R/W | 0 | Trigger Sense Level Value |
| | | | | Value Description |
| | | | | An ADC event is generated if the comparator output is Low. |

- 0 An ADC event is generated if the comparator output is Low.
- An ADC event is generated if the comparator output is High. 1

| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 6:5 | TSEN | R/W | 0x0 | Trigger Sense |
| | | | | The TSEN field specifies the sense of the comparator output that generates an ADC event. The sense conditioning is as follows: |
| | | | | Value Description |
| | | | | 0x0 Level sense, see TSLVAL |
| | | | | 0x1 Falling edge |
| | | | | 0x2 Rising edge |
| | | | | 0x3 Either edge |
| 4 | ISLVAL | R/W | 0 | Interrupt Sense Level Value |
| | | | | Value Description |
| | | | | O An interrupt is generated if the comparator output is Low. |
| | | | | 1 An interrupt is generated if the comparator output is High. |
| 3:2 | ISEN | R/W | 0x0 | Interrupt Sense |
| | | | | The ISEN field specifies the sense of the comparator output that generates an interrupt. The sense conditioning is as follows: |
| | | | | Value Description |
| | | | | 0x0 Level sense, see ISLVAL |
| | | | | 0x1 Falling edge |
| | | | | 0x2 Rising edge |
| | | | | 0x3 Either edge |
| 1 | CINV | R/W | 0 | Comparator Output Invert |
| | | | | Value Description |
| | | | | The output of the comparator is unchanged. |
| | | | | The output of the comparator is inverted prior to being processed by hardware. |
| 0 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |

20 Pulse Width Modulator (PWM)

Pulse width modulation (PWM) is a powerful technique for digitally encoding analog signal levels. High-resolution counters are used to generate a square wave, and the duty cycle of the square wave is modulated to encode an analog signal. Typical applications include switching power supplies and motor control.

The Stellaris[®] PWM module consists of three PWM generator blocks and a control block. The control block determines the polarity of the PWM signals, and which signals are passed through to the pins.

Each PWM generator block produces two PWM signals that share the same timer and frequency and can either be programmed with independent actions or as a single pair of complementary signals with dead-band delays inserted. The output signals, pwmA' and pwmB', of the PWM generation blocks are managed by the output control block before being passed to the device pins as PWM0 and PWM1 or PWM2 and PWM3, and so on.

The Stellaris[®] PWM module provides a great deal of flexibility and can generate simple PWM signals, such as those required by a simple charge pump as well as paired PWM signals with dead-band delays, such as those required by a half-H bridge driver. Three generator blocks can also generate the full six channels of gate controls required by a 3-phase inverter bridge.

The Stellaris LM3S5P56 PWM module consists of three PWM generator blocks and a control block. Each PWM generator block has the following features:

- Four fault-condition handling input to quickly provide low-latency shutdown and prevent damage to the motor being controlled
- One 16-bit counter
 - Runs in Down or Up/Down mode
 - Output frequency controlled by a 16-bit load value
 - Load value updates can be synchronized
 - Produces output signals at zero and load value
- Two PWM comparators
 - Comparator value updates can be synchronized
 - Produces output signals on match
- PWM signal generator
 - Output PWM signal is constructed based on actions taken as a result of the counter and PWM comparator output signals
 - Produces two independent PWM signals
- Dead-band generator
 - Produces two PWM signals with programmable dead-band delays suitable for driving a half-H bridge
 - Can be bypassed, leaving input PWM signals unmodified

■ Can initiate an ADC sample sequence

The control block determines the polarity of the PWM signals and which signals are passed through to the pins. The output of the PWM generation blocks are managed by the output control block before being passed to the device pins. The PWM control block has the following options:

- PWM output enable of each PWM signal
- Optional output inversion of each PWM signal (polarity control)
- Optional fault handling for each PWM signal
- Synchronization of timers in the PWM generator blocks
- Synchronization of timer/comparator updates across the PWM generator blocks
- Synchronization of PWM output enables across the PWM generator blocks
- Interrupt status summary of the PWM generator blocks
- Extended fault capabilities with multiple fault signals, programmable polarities, and filtering
- PWM generators can be operated independently or synchronized with other generators

20.1 Block Diagram

Figure 20-1 on page 842 provides the Stellaris[®] PWM module unit diagram and Figure 20-2 on page 842 provides a more detailed diagram of a Stellaris[®] PWM generator. The LM3S5P56 controller contains three generator blocks (PWM0, PWM1, and PWM2) and generates six independent PWM signals or three paired PWM signals with dead-band delays inserted.





Figure 20-1. PWM Unit Diagram

Figure 20-2. PWM Module Block Diagram



20.2 Signal Description

Table 20-1 on page 843 lists the external signals of the PWM module and describes the function of each. The PWM controller signals are alternate functions for some GPIO signals and default to be

GPIO signals at reset. The column in the table below titled "Pin Mux/Pin Assignment" lists the possible GPIO pin placements for these PWM signals. The AFSEL bit in the **GPIO Alternate Function Select (GPIOAFSEL)** register (page 330) should be set to choose the PWM function. The number in parentheses is the encoding that must be programmed into the PMCn field in the **GPIO Port Control (GPIOPCTL)** register (page 347) to assign the PWM signal to the specified GPIO port pin. For more information on configuring GPIOs, see "General-Purpose Input/Outputs (GPIOs)" on page 308.

Table 20-1. Signals for PWM

| Pin Name | Pin Number | Pin Mux / Pin Assignment | Pin Type | Buffer Type ^a | Description |
|----------|---------------|-------------------------------|----------|--------------------------|--------------|
| Fault0 | 5 8 27 | PE1 (3) PE4 (4) PB3 (2) | I | TTL | PWM Fault 0. |
| Fault1 | 56 | PB6 (4) | I | TTL | PWM Fault 1. |
| Fault2 | 14 | PC5 (4) | I | TTL | PWM Fault 2. |
| Fault3 | 27 | PB3 (4) | 1 | TTL | PWM Fault 3. |
| PWM0 | 25 61 | PA6 (4) PD0 (1) | 0 | TTL | PWM 0. |
| PWM1 | 26 62 | PA7 (4) PD1 (1) | 0 | TTL | PWM 1. |
| PWM2 | 41 63 | PB0 (2) PD2 (3) | 0 | TTL | PWM 2. |
| PWM3 | 42 64 | PB1 (2) PD3 (3) | 0 | TTL | PWM 3. |
| PWM4 | 6 19 25 | PE0 (1) PA2 (4) PA6 (5) | 0 | TTL | PWM 4. |
| PWM5 | 5 20 26 | PE1 (1) PA3 (4) PA7 (5) | 0 | TTL | PWM 5. |

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

20.3 Functional Description

20.3.1 PWM Timer

The timer in each PWM generator runs in one of two modes: Count-Down mode or Count-Up/Down mode. In Count-Down mode, the timer counts from the load value to zero, goes back to the load value, and continues counting down. In Count-Up/Down mode, the timer counts from zero up to the load value, back down to zero, back up to the load value, and so on. Generally, Count-Down mode is used for generating left- or right-aligned PWM signals, while the Count-Up/Down mode is used for generating center-aligned PWM signals.

The timers output three signals that are used in the PWM generation process: the direction signal (this is always Low in Count-Down mode, but alternates between Low and High in Count-Up/Down mode), a single-clock-cycle-width High pulse when the counter is zero, and a single-clock-cycle-width High pulse when the counter is equal to the load value. Note that in Count-Down mode, the zero pulse is immediately followed by the load pulse. In the figures in this chapter, these signals are labelled "dir," "zero," and "load."


20.3.2 PWM Comparators

Each PWM generator has two comparators that monitor the value of the counter; when either comparator matches the counter, they output a single-clock-cycle-width High pulse, labelled "cmpA" and "cmpB" in the figures in this chapter. When in Count-Up/Down mode, these comparators match both when counting up and when counting down, and thus are qualified by the counter direction signal. These qualified pulses are used in the PWM generation process. If either comparator match value is greater than the counter load value, then that comparator never outputs a High pulse.

Figure 20-3 on page 844 shows the behavior of the counter and the relationship of these pulses when the counter is in Count-Down mode. Figure 20-4 on page 845 shows the behavior of the counter and the relationship of these pulses when the counter is in Count-Up/Down mode. In these figures, the following definitions apply:

- LOAD is the value in the PWMnLOAD register
- COMPA is the value in the PWMnCMPA register
- COMPB is the value in the **PWMnCMPB** register
- 0 is the value zero
- load is the internal signal that has a single-clock-cycle-width High pulse when the counter is equal to the load value
- zero is the internal signal that has a single-clock-cycle-width High pulse when the counter is zero
- cmpA is the internal signal that has a single-clock-cycle-width High pulse when the counter is equal to COMPA
- cmpB is the internal signal that has a single-clock-cycle-width High pulse when the counter is equal to COMPB
- dir is the internal signal that indicates the count direction

Figure 20-3. PWM Count-Down Mode






Figure 20-4. PWM Count-Up/Down Mode

20.3.3 PWM Signal Generator

The PWM generator takes the load, zero, cmpA, and cmpB pulses (qualified by the dir signal) and generates two internal PWM signals, pwmA and pwmB. In Count-Down mode, there are four events that can affect these signals: zero, load, match A down, and match B down. In Count-Up/Down mode, there are six events that can affect these signals: zero, load, match A down, match A up, match B down, and match B up. The match A or match B events are ignored when they coincide with the zero or load events. If the match A and match B events coincide, the first signal, pwmA, is generated based only on the match A event, and the second signal, pwmB, is generated based only on the match B event.

For each event, the effect on each output PWM signal is programmable: it can be left alone (ignoring the event), it can be toggled, it can be driven Low, or it can be driven High. These actions can be used to generate a pair of PWM signals of various positions and duty cycles, which do or do not overlap. Figure 20-5 on page 845 shows the use of Count-Up/Down mode to generate a pair of center-aligned, overlapped PWM signals that have different duty cycles. This figure shows the pwmA and pwmB signals before they have passed through the dead-band generator.




Figure 20-5. PWM Generation Example In Count-Up/Down Mode


In this example, the first generator is set to drive High on match A up, drive Low on match A down, and ignore the other four events. The second generator is set to drive High on match B up, drive Low on match B down, and ignore the other four events. Changing the value of comparator A changes the duty cycle of the pwmA signal, and changing the value of comparator B changes the duty cycle of the pwmB signal.

20.3.4 Dead-Band Generator

The pwmA and pwmB signals produced by the PWM generator are passed to the dead-band generator. If the dead-band generator is disabled, the PWM signals simply pass through to the pwmA' and pwmB' signals unmodified. If the dead-band generator is enabled, the pwmB signal is lost and two PWM signals are generated based on the pwmA signal. The first output PWM signal, pwmA' is the pwmA signal with the rising edge delayed by a programmable amount. The second output PWM signal, pwmB', is the inversion of the pwmA signal with a programmable delay added between the falling edge of the pwmA signal and the rising edge of the pwmB' signal.

The resulting signals are a pair of active High signals where one is always High, except for a programmable amount of time at transitions where both are Low. These signals are therefore suitable for driving a half-H bridge, with the dead-band delays preventing shoot-through current from damaging the power electronics. Figure 20-6 on page 846 shows the effect of the dead-band generator on the pwmA signal and the resulting pwmA' and pwmB' signals that are transmitted to the output control block.

Figure 20-6. PWM Dead-Band Generator



20.3.5 Interrupt/ADC-Trigger Selector

The PWM generator also takes the same four (or six) counter events and uses them to generate an interrupt or an ADC trigger. Any of these events or a set of these events can be selected as a source for an interrupt; when any of the selected events occur, an interrupt is generated. Additionally, the same event, a different event, the same set of events, or a different set of events can be selected as a source for an ADC trigger; when any of these selected events occur, an ADC trigger pulse is generated. The selection of events allows the interrupt or ADC trigger to occur at a specific position within the pwmA or pwmB signal. Note that interrupts and ADC triggers are based on the raw events; delays in the PWM signal edges caused by the dead-band generator are not taken into account.

20.3.6 Synchronization Methods

The PWM unit provides three PWM generators providing six PWM outputs that may be used in a wide variety of applications. Generally speaking, the PWM is used in of two categories of operation:

- **Unsynchronized.** The PWM generator and its two output signals are used alone, independent of other PWM generators.
- **Synchronized.** The PWM generator and its two outputs signals are used in conjunction with other PWM generators using a common, unified time base. If multiple PWM generators are configured with the same counter load value, synchronization can be used to guarantee that they also have the same count value (the PWM generators must be configured before they are synchronized). With this feature, more than two PWMn signals can be produced with a known relationship between the edges of those signals because the counters always have the same values. Other states in the unit provide mechanisms to maintain the common time base and mutual synchronization.

The counter in a PWM unit generator can be reset to zero by writing the **PWM Time Base Sync** (**PWMSYNC**) register and setting the SYNCn bit associated with the generator. Multiple PWM generators can be synchronized together by setting all necessary SYNCn bits in one access. For example, setting the SYNC0 and SYNC1 bits in the **PWMSYNC** register causes the counters in PWM generators 0 and 1 to reset together.

Additional synchronization can occur between multiple PWM generators by updating register contents in one of the following three ways:

- Immediately. The write value has immediate effect, and the hardware reacts immediately.
- Locally Synchronized. The write value does not affect the logic until the counter reaches the value zero at the end of the PWM cycle. In this case, the effect of the write is deferred, providing a guaranteed defined behavior and preventing overly short or overly long output PWM pulses.
- Globally Synchronized. The write value does not affect the logic until two sequential events have occurred: (1) the Update mode for the generator function is programmed for global synchronization in the PWMnCTL register, and (2) the counter reaches zero at the end of the PWM cycle. In this case, the effect of the write is deferred until the end of the PWM cycle following the end of all updates. This mode allows multiple items in multiple PWM generators to be updated simultaneously without odd effects during the update; everything runs from the old values until a point at which they all run from the new values. The Update mode of the load and comparator match values can be individually configured in each PWM generator block. It typically makes sense to use the synchronous update mechanism across PWM generator blocks when the timers in those blocks are synchronized, although this is not required in order for this mechanism to function properly.

The following registers provide either local or global synchronization based on the state of various Update mode bits and fields in the PWMnCTL register (LOADUPD; CMPAUPD; CMPBUPD):

■ Generator Registers: PWMnLOAD, PWMnCMPA, and PWMnCMPB

The following registers default to immediate update, but are provided with the optional functionality of synchronously updating rather than having all updates take immediate effect:

- Module-Level Register: PWMENABLE (based on the state of the ENUPDn bits in the PWMENUPD register).
- Generator Register: PWMnGENA, PWMnGENB, PWMnDBCTL, PWMnDBRISE, and PWMnDBFALL (based on the state of various Update mode bits and fields in the PWMnCTL register (GENAUPD; GENBUPD; DBCTLUPD; DBRISEUPD; DBFALLUPD)).

All other registers are considered statically provisioned for the execution of an application or are used dynamically for purposes unrelated to maintaining synchronization and therefore do not need synchronous update functionality.

20.3.7 Fault Conditions

A fault condition is one in which the controller must be signaled to stop normal PWM function and then set the PWMn signals to a safe state. Two basic situations cause fault conditions:

- The microcontroller is stalled and cannot perform the necessary computation in the time required for motion control
- An external error or event is detected

The PWM unit can use the following inputs to generate a fault condition, including:

- FAULTn pin assertion
- A stall of the controller generated by the debugger
- The trigger of an ADC digital comparator

Fault conditions are calculated on a per-PWM generator basis. Each PWM generator configures the necessary conditions to indicate a fault condition exists. This method allows the development of applications with dependent and independent control.

Four fault input pins (FAULT0-FAULT3). These inputs may be used with circuits that generate an active High or active Low signal to indicate an error condition. A FAULTn pins may be individually programmed for the appropriate logic sense using the **PWMnFLTSEN** register.

The PWM generator's mode control, including fault condition handling, is provided in the **PWMnCTL** register. This register determines whether the FAULTO input or a combination of FAULTn input signals and/or digital comparator triggers (as configured by the **PWMnFLTSRCO** and **PWMnFLTSRC1** registers) is used to generate a fault condition. The **PWMnCTL** register also selects whether the fault condition is maintained as long as the external condition lasts or if it is latched until the fault condition until cleared by software. Finally, this register also enables a counter that may be used to extend the period of a fault condition for external events to assure that the duration is a minimum length. The minimum fault period count is specified in the **PWMnMINFLTPER** register.

Status regarding the specific fault cause is provided in the **PWMnFLTSTAT0** and **PWMnFLTSTAT1** registers.

PWM generator fault conditions may be promoted to a controller interrupt using the **PWMINTEN** register.

20.3.8 Output Control Block

The output control block takes care of the final conditioning of the pwmA' and pwmB' signals before they go to the pins as the PWMn signals. Via a single register, the **PWM Output Enable** (**PWNENABLE**) register, the set of PWM signals that are actually enabled to the pins can be modified. This function can be used, for example, to perform commutation of a brushless DC motor with a single register write (and without modifying the individual PWM generators, which are modified by the feedback control loop). In addition, the updating of the bits in the **PWMENABLE** register can be configured to be immediate or locally or globally synchronized to the next synchronous update using the **PWM Enable Update (PWMENUPD)** register.

During fault conditions, the PWM output signals, PWMn, usually must be driven to safe values so that external equipment may be safely controlled. The **PWMFAULT** register specifies whether during a fault condition, the generated signal continues to be passed driven or to an encoding specified in the **PWMFAULTVAL** register.

A final inversion can be applied to any of the PWMn signals, making them active Low instead of the default active High using the **PWM Output Inversion (PWMINVERT)**. The inversion is applied even if a value has been enabled in the **PWMFAULT** register and specified in the **PWMFAULTVAL** register. In other words, if a bit is set in the **PWMFAULT, PWMFAULTVAL**, and **PWMINVERT** registers, the output on the PWMn signal is 0, not 1 as specified in the **PWMFAULTVAL** register.

20.4 Initialization and Configuration

The following example shows how to initialize PWM Generator 0 with a 25-kHz frequency, a 25% duty cycle on the PWM0 pin, and a 75% duty cycle on the PWM1 pin. This example assumes the system clock is 20 MHz.

- 1. Enable the PWM clock by writing a value of 0x0010.0000 to the **RCGC0** register in the System Control module (see page 161).
- 2. Enable the clock to the appropriate GPIO module via the RCGC2 register in the System Control module (see page 178).
- 3. In the GPIO module, enable the appropriate pins for their alternate function using the **GPIOAFSEL** register. To determine which GPIOs to configure, see Table 23-4 on page 947.
- **4.** Configure the PMCn fields in the **GPIOPCTL** register to assign the PWM signals to the appropriate pins (see page 347 and Table 23-5 on page 952).
- 5. Configure the Run-Mode Clock Configuration (RCC) register in the System Control module to use the PWM divide (USEPWMDIV) and set the divider (PWMDIV) to divide by 2 (000).
- **6.** Configure the PWM generator for countdown mode with immediate updates to the parameters.
 - Write the **PWM0CTL** register with a value of 0x0000.0000.
 - Write the **PWM0GENA** register with a value of 0x0000.008C.
 - Write the **PWM0GENB** register with a value of 0x0000.080C.
- 7. Set the period. For a 25-KHz frequency, the period = 1/25,000, or 40 microseconds. The PWM clock source is 10 MHz; the system clock divided by 2. Thus there are 400 clock ticks per period. Use this value to set the PWM0LOAD register. In Count-Down mode, set the LOAD field in the PWM0LOAD register to the requested period minus one.
 - Write the **PWM0LOAD** register with a value of 0x0000.018F.
- 8. Set the pulse width of the PWM0 pin for a 25% duty cycle.
 - Write the **PWM0CMPA** register with a value of 0x0000.012B.
- **9.** Set the pulse width of the PWM1 pin for a 75% duty cycle.
 - Write the **PWM0CMPB** register with a value of 0x0000.0063.
- 10. Start the timers in PWM generator 0.
 - Write the **PWM0CTL** register with a value of 0x0000.0001.
- **11.** Enable PWM outputs.
 - Write the **PWMENABLE** register with a value of 0x0000.0003.

20.5 Register Map

Table 20-2 on page 850 lists the PWM registers. The offset listed is a hexadecimal increment to the register's address, relative to the PWM base address of 0x4002.8000. Note that the PWM module clock must be enabled before the registers can be programmed (see page 161).

Table 20-2. PWM Register Map

| Offset | Name | Туре | Reset | Description | See page |
|--------|---------------|-------|-------------|-----------------------------------|-------------|
| 0x000 | PWMCTL | R/W | 0x0000.0000 | PWM Master Control | 853 |
| 0x004 | PWMSYNC | R/W | 0x0000.0000 | PWM Time Base Sync | 854 |
| 0x008 | PWMENABLE | R/W | 0x0000.0000 | PWM Output Enable | 855 |
| 0x00C | PWMINVERT | R/W | 0x0000.0000 | PWM Output Inversion | 857 |
| 0x010 | PWMFAULT | R/W | 0x0000.0000 | PWM Output Fault | 859 |
| 0x014 | PWMINTEN | R/W | 0x0000.0000 | PWM Interrupt Enable | 861 |
| 0x018 | PWMRIS | RO | 0x0000.0000 | PWM Raw Interrupt Status | 863 |
| 0x01C | PWMISC | R/W1C | 0x0000.0000 | PWM Interrupt Status and Clear | 865 |
| 0x020 | PWMSTATUS | RO | 0x0000.0000 | PWM Status | 867 |
| 0x024 | PWMFAULTVAL | R/W | 0x0000.0000 | PWM Fault Condition Value | 869 |
| 0x028 | PWMENUPD | R/W | 0x0000.0000 | PWM Enable Update | 871 |
| 0x040 | PWM0CTL | R/W | 0x0000.0000 | PWM0 Control | 874 |
| 0x044 | PWM0INTEN | R/W | 0x0000.0000 | PWM0 Interrupt and Trigger Enable | 879 |
| 0x048 | PWM0RIS | RO | 0x0000.0000 | PWM0 Raw Interrupt Status | 882 |
| 0x04C | PWM0ISC | R/W1C | 0x0000.0000 | PWM0 Interrupt Status and Clear | 884 |
| 0x050 | PWM0LOAD | R/W | 0x0000.0000 | PWM0 Load | 886 |
| 0x054 | PWM0COUNT | RO | 0x0000.0000 | PWM0 Counter | 887 |
| 0x058 | PWM0CMPA | R/W | 0x0000.0000 | PWM0 Compare A | 888 |
| 0x05C | PWM0CMPB | R/W | 0x0000.0000 | PWM0 Compare B | 889 |
| 0x060 | PWM0GENA | R/W | 0x0000.0000 | PWM0 Generator A Control | 890 |
| 0x064 | PWM0GENB | R/W | 0x0000.0000 | PWM0 Generator B Control | 893 |
| 0x068 | PWM0DBCTL | R/W | 0x0000.0000 | PWM0 Dead-Band Control | 896 |
| 0x06C | PWM0DBRISE | R/W | 0x0000.0000 | PWM0 Dead-Band Rising-Edge Delay | 897 |
| 0x070 | PWM0DBFALL | R/W | 0x0000.0000 | PWM0 Dead-Band Falling-Edge-Delay | 898 |
| 0x074 | PWM0FLTSRC0 | R/W | 0x0000.0000 | PWM0 Fault Source 0 | 899 |
| 0x078 | PWM0FLTSRC1 | R/W | 0x0000.0000 | PWM0 Fault Source 1 | 901 |
| 0x07C | PWM0MINFLTPER | R/W | 0x0000.0000 | PWM0 Minimum Fault Period | 904 |
| 0x080 | PWM1CTL | R/W | 0x0000.0000 | PWM1 Control | 874 |

Table 20-2. PWM Register Map (continued)

| Offset | Name | Туре | Reset | Description | See page |
|--------|---------------|-------|-------------|-----------------------------------|-------------|
| 0x084 | PWM1INTEN | R/W | 0x0000.0000 | PWM1 Interrupt and Trigger Enable | 879 |
| 0x088 | PWM1RIS | RO | 0x0000.0000 | PWM1 Raw Interrupt Status | 882 |
| 0x08C | PWM1ISC | R/W1C | 0x0000.0000 | PWM1 Interrupt Status and Clear | 884 |
| 0x090 | PWM1LOAD | R/W | 0x0000.0000 | PWM1 Load | 886 |
| 0x094 | PWM1COUNT | RO | 0x0000.0000 | PWM1 Counter | 887 |
| 0x098 | PWM1CMPA | R/W | 0x0000.0000 | PWM1 Compare A | 888 |
| 0x09C | PWM1CMPB | R/W | 0x0000.0000 | PWM1 Compare B | 889 |
| 0x0A0 | PWM1GENA | R/W | 0x0000.0000 | PWM1 Generator A Control | 890 |
| 0x0A4 | PWM1GENB | R/W | 0x0000.0000 | PWM1 Generator B Control | 893 |
| 0x0A8 | PWM1DBCTL | R/W | 0x0000.0000 | PWM1 Dead-Band Control | 896 |
| 0x0AC | PWM1DBRISE | R/W | 0x0000.0000 | PWM1 Dead-Band Rising-Edge Delay | 897 |
| 0x0B0 | PWM1DBFALL | R/W | 0x0000.0000 | PWM1 Dead-Band Falling-Edge-Delay | 898 |
| 0x0B4 | PWM1FLTSRC0 | R/W | 0x0000.0000 | PWM1 Fault Source 0 | 899 |
| 0x0B8 | PWM1FLTSRC1 | R/W | 0x0000.0000 | PWM1 Fault Source 1 | 901 |
| 0x0BC | PWM1MINFLTPER | R/W | 0x0000.0000 | PWM1 Minimum Fault Period | 904 |
| 0x0C0 | PWM2CTL | R/W | 0x0000.0000 | PWM2 Control | 874 |
| 0x0C4 | PWM2INTEN | R/W | 0x0000.0000 | PWM2 Interrupt and Trigger Enable | 879 |
| 0x0C8 | PWM2RIS | RO | 0x0000.0000 | PWM2 Raw Interrupt Status | 882 |
| 0x0CC | PWM2ISC | R/W1C | 0x0000.0000 | PWM2 Interrupt Status and Clear | 884 |
| 0x0D0 | PWM2LOAD | R/W | 0x0000.0000 | PWM2 Load | 886 |
| 0x0D4 | PWM2COUNT | RO | 0x0000.0000 | PWM2 Counter | 887 |
| 0x0D8 | PWM2CMPA | R/W | 0x0000.0000 | PWM2 Compare A | 888 |
| 0x0DC | PWM2CMPB | R/W | 0x0000.0000 | PWM2 Compare B | 889 |
| 0x0E0 | PWM2GENA | R/W | 0x0000.0000 | PWM2 Generator A Control | 890 |
| 0x0E4 | PWM2GENB | R/W | 0x0000.0000 | PWM2 Generator B Control | 893 |
| 0x0E8 | PWM2DBCTL | R/W | 0x0000.0000 | PWM2 Dead-Band Control | 896 |
| 0x0EC | PWM2DBRISE | R/W | 0x0000.0000 | PWM2 Dead-Band Rising-Edge Delay | 897 |
| 0x0F0 | PWM2DBFALL | R/W | 0x0000.0000 | PWM2 Dead-Band Falling-Edge-Delay | 898 |
| 0x0F4 | PWM2FLTSRC0 | R/W | 0x0000.0000 | PWM2 Fault Source 0 | 899 |
| 0x0F8 | PWM2FLTSRC1 | R/W | 0x0000.0000 | PWM2 Fault Source 1 | 901 |
| 0x0FC | PWM2MINFLTPER | R/W | 0x0000.0000 | PWM2 Minimum Fault Period | 904 |
| 0x800 | PWM0FLTSEN | R/W | 0x0000.0000 | PWM0 Fault Pin Logic Sense | 905 |

Table 20-2. PWM Register Map (continued)

| Offset | Name | Type | Reset | Description | See page |
|--------|--------------|------|-------------|----------------------------|-------------|
| 0x804 | PWM0FLTSTAT0 | - | 0x0000.0000 | PWM0 Fault Status 0 | 906 |
| 0x808 | PWM0FLTSTAT1 | - | 0x0000.0000 | PWM0 Fault Status 1 | 908 |
| 0x880 | PWM1FLTSEN | R/W | 0x0000.0000 | PWM1 Fault Pin Logic Sense | 905 |
| 0x884 | PWM1FLTSTAT0 | - | 0x0000.0000 | PWM1 Fault Status 0 | 906 |
| 0x888 | PWM1FLTSTAT1 | - | 0x0000.0000 | PWM1 Fault Status 1 | 908 |
| 0x900 | PWM2FLTSEN | R/W | 0x0000.0000 | PWM2 Fault Pin Logic Sense | 905 |
| 0x904 | PWM2FLTSTAT0 | - | 0x0000.0000 | PWM2 Fault Status 0 | 906 |
| 0x908 | PWM2FLTSTAT1 | - | 0x0000.0000 | PWM2 Fault Status 1 | 908 |
| 0x980 | PWM3FLTSEN | R/W | 0x0000.0000 | PWM3 Fault Pin Logic Sense | 905 |

20.6 Register Descriptions

The remainder of this section lists and describes the PWM registers, in numerical order by address offset.

Register 1: PWM Master Control (PWMCTL), offset 0x000

This register provides master control over the PWM generation blocks.

Reset

0

PWM Master Control (PWMCTL)

Name


GLOBALSYNC2

Base 0x4002.8000 Offset 0x000

Bit/Field

2

Type R/W, reset 0x0000.0000



| , | | 31:3 | reserved | RO | 0x0000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
|---|--|------|----------|----|--------|---|
|---|--|------|----------|----|--------|---|

Description

Value Description

Update PWM Generator 2

- 1 Any queued update to a load or comparator register in PWM generator 2 is applied the next time the corresponding counter becomes zero.
- 0 No effect.

This bit automatically clears when the updates have completed; it cannot be cleared by software.

1 GLOBALSYNC1 R/W 0 Update PWM Generator 1

Type

R/W

Value Description

- Any queued update to a load or comparator register in PWM generator 1 is applied the next time the corresponding counter becomes zero.
- No effect.

This bit automatically clears when the updates have completed; it cannot be cleared by software.

0 GLOBALSYNC0 R/W 0 Update PWM Generator 0

Value Description

- 1 Any queued update to a load or comparator register in PWM generator 0 is applied the next time the corresponding counter becomes zero.
- 0 No effect.

This bit automatically clears when the updates have completed; it cannot be cleared by software.


Register 2: PWM Time Base Sync (PWMSYNC), offset 0x004

This register provides a method to perform synchronization of the counters in the PWM generation blocks. Setting a bit in this register causes the specified counter to reset back to 0; setting multiple bits resets multiple counters simultaneously. The bits auto-clear after the reset has occurred; reading them back as zero indicates that the synchronization has completed.

PWM Time Base Sync (PWMSYNC)

Base 0x4002.8000

Offset 0x004
Type R/W, reset 0x0000.0000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|------------|---|
| 31:3 | reserved | RO | 0x0000.000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 2 | SYNC2 | R/W | 0 | Reset Generator 2 Counter |
| | | | | Value Description Resets the PWM generator 2 counter. No effect. |
| 1 | SYNC1 | R/W | 0 | Reset Generator 1 Counter |
| | | | | Value Description |
| | | | | 1 Resets the PWM generator 1 counter.0 No effect. |
| 0 | SYNC0 | R/W | 0 | Reset Generator 0 Counter |
| | | | | Value Description |
| | | | | 1 Resets the PWM generator 0 counter. |

No effect.


Register 3: PWM Output Enable (PWMENABLE), offset 0x008

This register provides a master control of which generated pwmA' and pwmB' signals are output to the PWMn pins. By disabling a PWM output, the generation process can continue (for example, when the time bases are synchronized) without driving PWM signals to the pins. When bits in this register are set, the corresponding pwmA' or pwmB' signal is passed through to the output stage. When bits are clear, the pwmA' or pwmB' signal is replaced by a zero value which is also passed to the output stage. The PWMINVERT register controls the output stage, so if the corresponding bit is set in that register, the value seen on the PWMn signal is inverted from what is configured by the bits in this register. Updates to the bits in this register can be immediate or locally or globally synchronized to the next synchronous update as controlled by the ENUPDn fields in the PWMENUPD register.

PWM Output Enable (PWMENABLE)

Base 0x4002.8000

Offset 0x008
Type R/W, reset 0x0000.0000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-----------|---|
| 31:6 | reserved | RO | 0x0000.00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 5 | PWM5EN | R/W | 0 | PWM5 Output Enable |
| | | | | Value Description |
| | | | | 1 The generated pwm2B' signal is passed to the PWM5 pin. |
| | | | | 0 The PWM5 signal has a zero value. |
| 4 | PWM4EN | R/W | 0 | PWM4 Output Enable |
| | | | | Value Description |
| | | | | 1 The generated pwm2A' signal is passed to the PWM4 pin. |
| | | | | 0 The PWM4 signal has a zero value. |
| 3 | PWM3EN | R/W | 0 | PWM3 Output Enable |
| | | | | Value Description |
| | | | | 1 The generated pwm1B' signal is passed to the PWM3 pin. |

0

The PWM3 signal has a zero value.

| Bit/Field | Name | Туре | Reset | Description |
|-----------|--------|------|-------|--|
| 2 | PWM2EN | R/W | 0 | PWM2 Output Enable |
| | | | | Value Description The generated pwm1A' signal is passed to the PWM2 pin. The PWM2 signal has a zero value. |
| 1 | PWM1EN | R/W | 0 | PWM1 Output Enable |
| | | | | Value Description |
| | | | | 1 The generated pwm0B' signal is passed to the PWM1 pin. |
| | | | | 0 The PWM1 signal has a zero value. |
| 0 | PWM0EN | R/W | 0 | PWM0 Output Enable |
| | | | | Value Description |
| | | | | 1 The generated pwm0A' signal is passed to the PWM0 pin. |
| | | | | 0 The PWM0 signal has a zero value. |


Register 4: PWM Output Inversion (PWMINVERT), offset 0x00C

This register provides a master control of the polarity of the PWMn signals on the device pins. The pwmA' and pwmB' signals generated by the PWM generator are active High; but can be made active Low via this register. Disabled PWM channels are also passed through the output inverter (if so configured) so that inactive signals can be High. In addition, if the **PWMFAULT** register enables a specific value to be placed on the PWMn signals during a fault condition, that value is inverted if the corresponding bit in this register is set.

PWM Output Inversion (PWMINVERT)

Base 0x4002.8000 Offset 0x00C

Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-----------|---|
| 31:6 | reserved | RO | 0x0000.00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 5 | PWM5INV | R/W | 0 | Invert PWM5 Signal |
| | | | | Value Description |
| | | | | 1 The PWM5 signal is inverted. |
| | | | | 0 The ₽₩M5 signal is not inverted. |
| 4 | PWM4INV | R/W | 0 | Invert PWM4 Signal |
| | | | | Value Description |
| | | | | 1 The PWM4 signal is inverted. |
| | | | | 0 The ₽WM4 signal is not inverted. |
| 3 | PWM3INV | R/W | 0 | Invert PWM3 Signal |
| | | | | Value Description |
| | | | | 1 The PWM3 signal is inverted. |
| | | | | 0 The PWM3 signal is not inverted. |
| 2 | PWM2INV | R/W | 0 | Invert PWM2 Signal |
| | | | | Value Description |
| | | | | 1 The PWM2 signal is inverted. |
| | | | | 0 The PWM2 signal is not inverted. |

| Bit/Field | Name | Type | Reset | Description |
|-----------|---------|------|-------|------------------------------------|
| 1 | PWM1INV | R/W | 0 | Invert PWM1 Signal |
| | | | | Value Description |
| | | | | 1 The PWM1 signal is inverted. |
| | | | | 0 The PWM1 signal is not inverted. |
| | | | | |
| 0 | PWM0INV | R/W | 0 | Invert ₽₩M0 Signal |
| | | | | Value Description |
| | | | | 1 The PWM0 signal is inverted. |
| | | | | 0 The PWM0 signal is not inverted. |
| | | | | |

Register 5: PWM Output Fault (PWMFAULT), offset 0x010

This register controls the behavior of the PWMn outputs in the presence of fault conditions. Both the fault inputs (FAULTn pins and digital comparator outputs) and debug events are considered fault conditions. On a fault condition, each pwmA' or pwmB' signal can be passed through unmodified or driven to the value specified by the corresponding bit in the **PWMFAULTVAL** register. For outputs that are configured for pass-through, the debug event handling on the corresponding PWM generator also determines if the pwmA' or pwmB' signal continues to be generated.

Fault condition control occurs before the output inverter, so PWM signals driven to a specified value on fault are inverted if the channel is configured for inversion (therefore, the pin is driven to the logical complement of the specified value on a fault condition).

PWM Output Fault (PWMFAULT)

Base 0x4002.8000 Offset 0x010

Type R/W, reset 0x0000.0000

| ,, | , | | | | | | | | | | | | | | | |
|---------------|-----------------------------|---------|---------|----------|---------|---------|------------|------------|-----------|--|----------|-----------|----------|-----------|----------|----------|
| | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| | | | • | | | | ı | resei | rved | | | | 1 | | | |
| Type Reset | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 |
| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | | 1 | - | rese | | i i | 1 | - | 1 | FAULT5 | FAULT4 | FAULT3 | FAULT2 | FAULT1 | FAULT0 |
| Type Reset | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 |
| E | Bit/Field Name Type Reset D | | Desc | cription | | | | | | | | | | | | |
| | 31:6 | | reser\ | ved | R | 0 | compatibil | | patibilit | are should not rely on the value of a reserved bit. To provide atibility with future products, the value of a reserved bit should be rived across a read-modify-write operation. | | | | | | |
| | 5 FAULT5 | | R/ | W | 0 | PWN | √15 Fau | lt | | | | | | | | |
| | | | | | | | | Valu | ue Des | cription | | | | | | |
| | | | | | | | | 1 | | PWM5 ou | | | | | pecified | by the |
| | | | | | | | | 0 | The | generate | ed pwm2l | B' signal | is passe | ed to the | ₽₩М5 рі | n. |
| | 4 | | FAUL | .T4 | R/ | W | 0 | PWM4 Fault | | | | | | | | |
| | | | | | | | | Valu | ie Des | cription | | | | | | |
| | | | | | | | | 1 | | PWM4 ou | | | | | pecified | by the |
| | | | | | | | | 0 | The | generate | ed pwm2 | A' signal | is passe | ed to the | ₽₩М4 рі | n. |
| | 3 | | FAUL | .T3 | R/ | W | 0 | PWI | И3 Fau | lt | | | | | | |
| | | | | | | | | Valu | ue Des | cription | | | | | | |
| | | | | | | | | 1 | | PWM3 ou | | | | | pecified | by the |

0

The generated pwm1B' signal is passed to the PWM3 pin.

| Bit/Field | Name | Туре | Reset | Description |
|-----------|--------|------|-------|--|
| 2 | FAULT2 | R/W | 0 | PWM2 Fault |
| | | | | Value Description The PWM2 output signal is driven to the value specified by the PWM2 bit in the PWMFAULTVAL register. |
| | | | | 0 The generated pwm1A' signal is passed to the ₽₩M2 pin. |
| 1 | FAULT1 | R/W | 0 | PWM1 Fault |
| | | | | Value Description |
| | | | | The PWM1 output signal is driven to the value specified by the PWM1 bit in the PWMFAULTVAL register. |
| | | | | 0 The generated pwm0B' signal is passed to the PWM1 pin. |
| 0 | FAULT0 | R/W | 0 | PWM0 Fault |
| | | | | Value Description |
| | | | | The PWM0 output signal is driven to the value specified by the PWM0 bit in the PWMFAULTVAL register. |
| | | | | 0 The generated pwm0A' signal is passed to the Pwm0 pin. |

Register 6: PWM Interrupt Enable (PWMINTEN), offset 0x014

This register controls the global interrupt generation capabilities of the PWM module. The events that can cause an interrupt are the fault input and the individual interrupts from the PWM generators.

PWM Interrupt Enable (PWMINTEN)

Base 0x4002.8000

Offset 0x014
Type R/W, reset 0x0000.0000

| Type | K/VV, TESE | SI UXUUU | 0.0000 | | | | | | | | | | | | | |
|---------------|------------|-----------------|---------|---------|---------|---------|----------|---------|------------|----------|----------|-----------|------------------------|------------------------------|-----------|-----------|
| _ | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| | | | • | | | res | erved | ľ | | | • | • | INTFAULT3 | INTFAULT2 | INTFAULT1 | INTFAULT0 |
| Type Reset | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 |
| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | ľ | | 1 | | | 1 | reserved | 1 | | 1 | ' | 1 | | INTPWM2 | INTPWM1 | INTPWM0 |
| Type Reset | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | R/W 0 | R/W 0 | R/W 0 |
| В | sit/Field | | Nan | ne | Ту | pe | Reset | Desc | cription | | | | | | | |
| | 31:20 | | reser | ved | R | 0 | 0x000 | com | patibility | with fut | ure prod | ucts, the | | erved bit a reserv on. | | |
| | 19 | 9 INTFAULT3 R/W | | W | 0 | Inter | rupt Fau | ult 3 | | | | | | | | |
| | | | | | | | | Valu | ue Desc | ription | | | | | | |
| | | | | | | | | 1 | | • | | | rrupt cor 3 is asse | ntroller wi | hen the t | ault |
| | | | | | | | | 0 | | | | PWM g | | 3 is supp | oressed | and not |
| | 18 | | INTFA | ULT2 | R/ | W | 0 | Inter | rupt Fau | ılt 2 | | | | | | |
| | | | | | | | | Valu | ie Desc | ription | | | | | | |
| | | | | | | | | 1 | | | | | rrupt cor 2 is asse | ntroller wi | hen the t | ault |
| | | | | | | | | 0 | | | | PWM g | | 2 is supp | oressed | and not |
| | 17 | | INTFA | ULT1 | R/ | W | 0 | Inter | rupt Fau | ult 1 | | | | | | |

Value Description

- An interrupt is sent to the interrupt controller when the fault condition for PWM generator 1 is asserted.
- The fault condition for PWM generator 1 is suppressed and not sent to the interrupt controller.

| Bit/Field | Name | Type | Reset | Description |
|-----------|-----------|------|-------|---|
| 16 | INTFAULT0 | R/W | 0 | Interrupt Fault 0 |
| | | | | Value Description |
| | | | | An interrupt is sent to the interrupt controller when the fault condition for PWM generator 0 is asserted. |
| | | | | The fault condition for PWM generator 0 is suppressed and not sent to the interrupt controller. |
| 15:3 | reserved | RO | 0x000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 2 | INTPWM2 | R/W | 0 | PWM2 Interrupt Enable |
| | | | | Value Description |
| | | | | An interrupt is sent to the interrupt controller when the PWM generator 2 block asserts an interrupt. |
| | | | | The PWM generator 2 interrupt is suppressed and not sent to the interrupt controller. |
| 1 | INTPWM1 | R/W | 0 | PWM1 Interrupt Enable |
| | | | | Value Description |
| | | | | An interrupt is sent to the interrupt controller when the PWM generator 1 block asserts an interrupt. |
| | | | | The PWM generator 1 interrupt is suppressed and not sent to the interrupt controller. |
| 0 | INTPWM0 | R/W | 0 | PWM0 Interrupt Enable |
| | | | | Value Description |
| | | | | An interrupt is sent to the interrupt controller when the PWM generator 0 block asserts an interrupt. |
| | | | | The PWM generator 0 interrupt is suppressed and not sent to the interrupt controller. |

Register 7: PWM Raw Interrupt Status (PWMRIS), offset 0x018

This register provides the current set of interrupt sources that are asserted, regardless of whether they are enabled to cause an interrupt to be asserted to the interrupt controller. The fault interrupt is asserted based on the fault condition source that is specified by the **PWMnCTL**, **PWMnFLTSRC0** and **PWMnFLTSRC1** registers. The fault interrupt is latched on detection and must be cleared through the **PWM Interrupt Status and Clear (PWMISC)** register. The actual value of the FAULTn signals can be observed using the **PWMSTATUS** register.

The PWM generator interrupts simply reflect the status of the PWM generators and are cleared via the interrupt status register in the PWM generator blocks. If a bit is set, the event is active; if a bit is clear the event is not active.


PWM Raw Interrupt Status (PWMRIS)

Name

Base 0x4002.8000 Offset 0x018

Bit/Field

Type RO, reset 0x0000.0000



| 31:20 | reserved | RO | 0x000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
|-------|-----------|----|-------|---|
| 19 | INTFAULT3 | RO | 0 | Interrupt Fault PWM 3 |

Reset

Description

Value Description

- 1 The fault condition for PWM generator 3 is asserted.
- The fault condition for PWM generator 3 has not been asserted.

This bit is cleared by writing a 1 to the ${\tt INTFAULT3}$ bit in the ${\tt PWMISC}$ register.

18 INTFAULT2 RO 0 Interrupt Fault PWM 2

Type

Value Description

- 1 The fault condition for PWM generator 2 is asserted.
- 0 The fault condition for PWM generator 2 has not been asserted.

This bit is cleared by writing a 1 to the ${\tt INTFAULT2}$ bit in the ${\tt PWMISC}$ register.

| Bit/Field | Name | Туре | Reset | Description |
|-----------|-----------|------|-------|--|
| 17 | INTFAULT1 | RO | 0 | Interrupt Fault PWM 1 |
| | | | | Value Description 1 The fault condition for PWM generator 1 is asserted. 0 The fault condition for PWM generator 1 has not been asserted. This bit is allowed by writing a 1 to the TANKER WARREN W |
| | | | | This bit is cleared by writing a 1 to the INTFAULT1 bit in the PWMISC register. |
| 16 | INTFAULT0 | RO | 0 | Interrupt Fault PWM 0 |
| | | | | Value Description |
| | | | | 1 The fault condition for PWM generator 0 is asserted. |
| | | | | The fault condition for PWM generator 0 has not been asserted. |
| | | | | This bit is cleared by writing a 1 to the ${\tt INTFAULT0}$ bit in the \textbf{PWMISC} register. |
| 15:3 | reserved | RO | 0x000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 2 | INTPWM2 | RO | 0 | PWM2 Interrupt Asserted |
| | | | | Value Description |
| | | | | 1 The PWM generator 2 block interrupt is asserted. |
| | | | | 0 The PWM generator 2 block interrupt has not been asserted. |
| | | | | The PWM2RIS register shows the source of this interrupt. This bit is cleared by writing a 1 to the corresponding bit in the PWM2ISC register. |
| 1 | INTPWM1 | RO | 0 | PWM1 Interrupt Asserted |
| | | | | Value Description |
| | | | | 1 The PWM generator 1 block interrupt is asserted. |
| | | | | O The PWM generator 1 block interrupt has not been asserted. |
| | | | | The PWM1RIS register shows the source of this interrupt. This bit is cleared by writing a 1 to the corresponding bit in the PWM1ISC register. |
| 0 | INTPWM0 | RO | 0 | PWM0 Interrupt Asserted |
| | | | | Value Description |
| | | | | 1 The PWM generator 0 block interrupt is asserted. |
| | | | | 0 The PWM generator 0 block interrupt has not been asserted. |

The **PWM0RIS** register shows the source of this interrupt. This bit is cleared by writing a 1 to the corresponding bit in the **PWM0ISC** register.

Register 8: PWM Interrupt Status and Clear (PWMISC), offset 0x01C

This register provides a summary of the interrupt status of the individual PWM generator blocks. If a fault interrupt is set, the corresponding FAULTn input has caused an interrupt. For the fault interrupt, a write of 1 to that bit position clears the latched interrupt status. If an block interrupt bit is set, the corresponding generator block is asserting an interrupt. The individual interrupt status registers, **PWMnISC**, in each block must be consulted to determine the reason for the interrupt and used to clear the interrupt.


PWM Interrupt Status and Clear (PWMISC)

Name

Base 0x4002.8000 Offset 0x01C

Bit/Field

Type R/W1C, reset 0x0000.0000



| 2.0 | | .,,,, | . 10001 | 2000.19.1011 |
|-------|-----------|-------|---------|---|
| 31:20 | reserved | RO | 0x000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 19 | INTFAULT3 | R/W1C | 0 | FAULT3 Interrupt Asserted |

Description

Value Description

- An enabled interrupt for the fault condition for PWM generator 3 is asserted or is latched.
- The fault condition for PWM generator 3 has not been asserted 0 or is not enabled.

Writing a 1 to this bit clears it and the INTFAULT3 bit in the PWMRIS register.

18 INTFAULT2 R/W1C FAULT2 Interrupt Asserted 0

Type

Reset

Value Description

- An enabled interrupt for the fault condition for PWM generator 2 is asserted or is latched.
- 0 The fault condition for PWM generator 2 has not been asserted or is not enabled.

Writing a 1 to this bit clears it and the INTFAULT2 bit in the PWMRIS register.

| Bit/Field | Name | Туре | Reset | Description |
|-----------|-----------|-------|-------|---|
| 17 | INTFAULT1 | R/W1C | 0 | FAULT1 Interrupt Asserted |
| | | | | Value Description |
| | | | | An enabled interrupt for the fault condition for PWM generator 1 is asserted or is latched. |
| | | | | The fault condition for PWM generator 1 has not been asserted or is not enabled. |
| | | | | Writing a 1 to this bit clears it and the INTFAULT1 bit in the PWMRIS register. |
| 16 | INTFAULT0 | R/W1C | 0 | FAULT0 Interrupt Asserted |
| | | | | Value Description |
| | | | | An enabled interrupt for the fault condition for PWM generator 0 is asserted or is latched. |
| | | | | The fault condition for PWM generator 0 has not been asserted or is not enabled. |
| | | | | Writing a 1 to this bit clears it and the INTFAULT0 bit in the PWMRIS register. |
| 15:3 | reserved | RO | 0x000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 2 | INTPWM2 | RO | 0 | PWM2 Interrupt Status |
| | | | | Value Description |
| | | | | 1 An enabled interrupt for the PWM generator 2 block is asserted. |
| | | | | The PWM generator 2 block interrupt is not asserted or is not enabled. |
| | | | | The PWM2RIS register shows the source of this interrupt. This bit is cleared by writing a 1 to the corresponding bit in the PWM2ISC register. |
| 1 | INTPWM1 | RO | 0 | PWM1 Interrupt Status |
| | | | | Value Description |
| | | | | 1 An enabled interrupt for the PWM generator 1 block is asserted. |
| | | | | The PWM generator 1 block interrupt is not asserted or is not enabled. |
| | | | | The PWM1RIS register shows the source of this interrupt. This bit is cleared by writing a 1 to the corresponding bit in the PWM1ISC register. |
| 0 | INTPWM0 | RO | 0 | PWM0 Interrupt Status |
| | | | | Value Description |
| | | | | 1 An enabled interrupt for the PWM generator 0 block is asserted. |
| | | | | The PWM generator 0 block interrupt is not asserted or is not enabled. |
| | | | | The PWM0RIS register shows the source of this interrupt. This bit is cleared by writing a 1 to the corresponding bit in the PWM0ISC register. |


Register 9: PWM Status (PWMSTATUS), offset 0x020

This register provides the unlatched status of the PWM generator fault condition.

PWM Status (PWMSTATUS)

Base 0x4002.8000 Offset 0x020

Type RO, reset 0x0000.0000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|------------|---|
| 31:4 | reserved | RO | 0x0000.000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 3 | FAULT3 | RO | 0 | Generator 3 Fault Status |
| | | | | Value Description |
| | | | | 1 The fault condition for PWM generator 3 is asserted. |
| | | | | If the FLTSRC bit in the PWM3CTL register is clear, the FAULT0 input is the source of the fault condition, and is therefore asserted. |
| | | | | The fault condition for PWM generator 3 is not asserted. |
| 2 | FAULT2 | RO | 0 | Generator 2 Fault Status |
| | | | | Value Description |
| | | | | 1 The fault condition for PWM generator 2 is asserted. |
| | | | | If the FLTSRC bit in the PWM2CTL register is clear, the FAULT0 input is the source of the fault condition, and is therefore asserted. |
| | | | | 0 The fault condition for PWM generator 2 is not asserted. |
| 1 | FAULT1 | RO | 0 | Generator 1 Fault Status |

Value Description

1 The fault condition for PWM generator 1 is asserted.

If the <code>FLTSRC</code> bit in the <code>PWM1CTL</code> register is clear, the <code>FAULTO</code> input is the source of the fault condition, and is therefore asserted.

The fault condition for PWM generator 1 is not asserted.

| Bit/Field | Name | Туре | Reset | Description |
|-----------|--------|------|-------|--|
| 0 | FAULT0 | RO | 0 | Generator 0 Fault Status |
| | | | | Value Description The fault condition for PWM generator 0 is asserted. |
| | | | | If the FLTSRC bit in the PWM0CTL register is clear, the FAULT0 input is the source of the fault condition, and is therefore asserted. |
| | | | | 0 The fault condition for PWM generator 0 is not asserted. |

Register 10: PWM Fault Condition Value (PWMFAULTVAL), offset 0x024

This register specifies the output value driven on the PWMn signals during a fault condition if enabled by the corresponding bit in the **PWMFAULT** register. Note that if the corresponding bit in the **PWMINVERT** register is set, the output value is driven to the logical NOT of the bit value in this register.

PWM Fault Condition Value (PWMFAULTVAL)


Base 0x4002.8000 Offset 0x024

3

PWM3

R/W

Type R/W, reset 0x0000.0000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-----------|---|
| 31:6 | reserved | RO | 0x0000.00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 5 | PWM5 | R/W | 0 | PWM5 Fault Value |
| | | | | Value Description |
| | | | | 1 The PWM5 output signal is driven High during fault conditions if the FAULT5 bit in the PWMFAULT register is set. |
| | | | | O The PWM5 output signal is driven Low during fault conditions if the FAULT5 bit in the PWMFAULT register is set. |
| 4 | PWM4 | R/W | 0 | PWM4 Fault Value |
| | | | | Value Description |
| | | | | The PWM4 output signal is driven High during fault conditions if the FAULT4 bit in the PWMFAULT register is set. |

0

Value Description

PWM3 Fault Value

1 The PWM3 output signal is driven High during fault conditions if the FAULT3 bit in the PWMFAULT register is set.

The PWM4 output signal is driven Low during fault conditions if

the FAULT4 bit in the **PWMFAULT** register is set.

The PWM3 output signal is driven Low during fault conditions if the FAULT3 bit in the PWMFAULT register is set.


| Bit/Field | Name | Туре | Reset | Description |
|-----------|------|------|-------|---|
| 2 | PWM2 | R/W | 0 | PWM2 Fault Value |
| | | | | Value Description |
| | | | | The PWM2 output signal is driven High during fault conditions if the FAULT2 bit in the PWMFAULT register is set. |
| | | | | The PWM2 output signal is driven Low during fault conditions if the FAULT2 bit in the PWMFAULT register is set. |
| 1 | PWM1 | R/W | 0 | PWM1 Fault Value |
| | | | | Value Description |
| | | | | 1 The PWM1 output signal is driven High during fault conditions if the FAULT1 bit in the PWMFAULT register is set. |
| | | | | O The PWM1 output signal is driven Low during fault conditions if the FAULT1 bit in the PWMFAULT register is set. |
| 0 | PWM0 | R/W | 0 | PWM0 Fault Value |
| | | | | Value Description |
| | | | | The PWM0 output signal is driven High during fault conditions if the FAULT0 bit in the PWMFAULT register is set. |
| | | | | The PWM0 output signal is driven Low during fault conditions if the FAULT0 bit in the PWMFAULT register is set. |

Register 11: PWM Enable Update (PWMENUPD), offset 0x028

This register specifies when updates to the PWMnEn bit in the **PWMENABLE** register are performed. The PWMnEn bit enables the pwmA' or pwmB' output to be passed to the microcontroller's pin. Updates can be immediate or locally or globally synchronized to the next synchronous update.

PWM Enable Update (PWMENUPD)

Base 0x4002.8000 Offset 0x028
Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:12 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 11:10 | ENUPD5 | R/W | 0 | PWM5 Enable Update Mode |

Value Description

0x0 Immediate

> Writes to the PWM5En bit in the PWMENABLE register are used by the PWM generator module immediately.

Reserved 0x1

0x2 Locally Synchronized

> Writes to the PWM5En bit in the **PWMENABLE** register are used by the PWM generator module the next time the counter is 0.

0x3 Globally Synchronized

> Writes to the PWM5En bit in the **PWMENABLE** register are used by the PWM generator module the next time the counter is 0 after a synchronous update has been requested through the PWM Master Control (PWMCTL) register.

| Bit/Field | Name | Туре | Reset | Description |
|-----------|---------|------|--|--|
| 9:8 | ENUPD4 | R/W | 0 | PWM4 Enable Update Mode |
| | ENGI D4 | TOV | o de la companya del companya de la companya del companya de la co | Value Description Ox0 Immediate Writes to the PWM4En bit in the PWMENABLE register are used by the PWM generator module immediately. Ox1 Reserved Ox2 Locally Synchronized Writes to the PWM4En bit in the PWMENABLE register are used by the PWM generator module the next time the counter is 0. Ox3 Globally Synchronized Writes to the PWM4En bit in the PWMENABLE register are used by the PWM generator module the next time the counter is 0 after a synchronous update has been requested through the PWM Master Control (PWMCTL) register. |
| 7:6 | ENUPD3 | R/W | 0 | PWM3 Enable Update Mode |
| | | | | Value Description |
| | | | | 0x0 Immediate |
| | | | | Writes to the PWM3En bit in the PWMENABLE register are used by the PWM generator module immediately. |
| | | | | 0x1 Reserved |
| | | | | 0x2 Locally Synchronized |
| | | | | Writes to the PWM3En bit in the PWMENABLE register are used by the PWM generator module the next time the counter is 0. |
| | | | | 0x3 Globally Synchronized |
| | | | | Writes to the PWM3En bit in the PWMENABLE register are used by the PWM generator module the next time the counter is 0 after a synchronous update has been requested through the PWM Master Control (PWMCTL) register. |
| 5:4 | ENUPD2 | R/W | 0 | PWM2 Enable Update Mode |
| | | | | Value Description |
| | | | | 0x0 Immediate |
| | | | | Writes to the PWM2En bit in the PWMENABLE register are used by the PWM generator module immediately. |
| | | | | 0x1 Reserved |
| | | | | 0x2 Locally Synchronized |
| | | | | Writes to the PWM2En bit in the PWMENABLE register are used by the PWM generator module the next time the counter is 0. |
| | | | | 0x3 Globally Synchronized |
| | | | | Writes to the PWM2En bit in the PWMENABLE register are used by the PWM generator module the next time the counter is 0 after a synchronous update has been requested through the PWM Master Control (PWMCTL) register. |

| Bit/Field | Name | Туре | Reset | Description | ion |
|-----------|--------|------|-------|-------------|--|
| 3:2 | ENUPD1 | R/W | 0 | PWM1 E | Enable Update Mode |
| | | | | | Description mmediate |
| | | | | | Writes to the PWM1En bit in the PWMENABLE register are used by the PWM generator module immediately. |
| | | | | 0x1 R | Reserved |
| | | | | 0x2 L | ocally Synchronized |
| | | | | | Writes to the PWM1En bit in the PWMENABLE register are used by the PWM generator module the next time the counter is 0. |
| | | | | 0x3 G | Globally Synchronized |
| | | | | by at | Vrites to the PWM1En bit in the PWMENABLE register are used by the PWM generator module the next time the counter is 0 after a synchronous update has been requested through the PWM Master Control (PWMCTL) register. |
| 1:0 | ENUPD0 | R/W | 0 | PWM0 E | Enable Update Mode |
| | | | | Value D | Description |
| | | | | 0x0 In | mmediate |
| | | | | | Nrites to the PWM0En bit in the PWMENABLE register are used by the PWM generator module immediately. |
| | | | | 0x1 R | Reserved |
| | | | | 0x2 L | ocally Synchronized |
| | | | | | Writes to the PWM0En bit in the PWMENABLE register are used by the PWM generator module the next time the counter is 0. |
| | | | | 0x3 G | Globally Synchronized |
| | | | | by at | Writes to the PWM0En bit in the PWMENABLE register are used by the PWM generator module the next time the counter is 0 after a synchronous update has been requested through the PWM Master Control (PWMCTL) register. |

Register 12: PWM0 Control (PWM0CTL), offset 0x040

Register 13: PWM1 Control (PWM1CTL), offset 0x080

Register 14: PWM2 Control (PWM2CTL), offset 0x0C0


These registers configure the PWM signal generation blocks (PWM0CTL controls the PWM generator 0 block, and so on). The Register Update mode, Debug mode, Counting mode, and Block Enable mode are all controlled via these registers. The blocks produce the PWM signals, which can be either two independent PWM signals (from the same counter), or a paired set of PWM signals with dead-band delays added.

The PWM0 block produces the PWM0 and PWM1 outputs, the PWM1 block produces the PWM2 and PWM3 outputs, and the PWM2 block produces the PWM4 and PWM5 outputs.

PWM0 Control (PWM0CTL)

Base 0x4002.8000 Offset 0x040

Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:19 | reserved | RO | 0x000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 18 | LATCH | R/W | 0 | Latch Fault Input |

Value Description

0 Fault Condition Not Latched

A fault condition is in effect for as long as the generating source is asserting.

1 Fault Condition Latched

A fault condition is set as the result of the assertion of the faulting source and is held (latched) while the **PWMISC** INTFAULTn bit is set. Clearing the INTFAULTn bit clears the fault condition.

| Bit/Field | Name | Туре | Reset | Description |
|-----------|-----------|------|-------|---|
| 17 | MINFLTPER | R/W | 0 | Minimum Fault Period |
| | | | | This bit specifies that the PWM generator enables a one-shot counter to provide a minimum fault condition period. |
| | | | | The timer begins counting on the rising edge of the fault condition to extend the condition for a minimum duration of the count value. The timer ignores the state of the fault condition while counting. |
| | | | | The minimum fault delay is in effect only when the MINFLTPER bit is set. If a detected fault is in the process of being extended when the MINFLTPER bit is cleared, the fault condition extension is aborted. |
| | | | | The delay time is specified by the PWMnMINFLTPER register MFP field value. The effect of this is to pulse stretch the fault condition input. |
| | | | | The delay value is defined by the PWM clock period. Because the fault input is not synchronized to the PWM clock, the period of the time is PWMClock * (MFP value + 1) or PWMClock * (MFP value + 2). |
| | | | | The delay function makes sense only if the fault source is unlatched. A latched fault source makes the fault condition appear asserted until cleared by software and negates the utility of the extend feature. It applies to all fault condition sources as specified in the FLTSRC field. |
| | | | | Value Description |
| | | | | 0 The FAULT input deassertion is unaffected. |
| | | | | 1 The PWMnMINFLTPER one-shot counter is active and extends the period of the fault condition to a minimum period. |
| 16 | FLTSRC | R/W | 0 | Fault Condition Source |
| | | | | Value Description |
| | | | | 0 The Fault condition is determined by the Fault0 input. |
| | | | | The Fault condition is determined by the configuration of the PWMnFLTSRC0 and PWMnFLTSRC1 registers. |
| 15:14 | DBFALLUPD | R/W | 0x0 | PWMnDBFALL Update Mode |
| | | | | Value Description |
| | | | | 0x0 Immediate |
| | | | | The PWMnDBFALL register value is immediately updated on a write. |
| | | | | 0x1 Reserved |
| | | | | 0x2 Locally Synchronized |
| | | | | Updates to the register are reflected to the generator the next time the counter is 0. |
| | | | | 0x3 Globally Synchronized |
| | | | | Updates to the register are delayed until the next time the counter is 0 after a synchronous update has been requested through the PWMCTL register. |

| Bit/Field | Name | Туре | Reset | Description |
|-----------|-----------|------|-------|--|
| 13:12 | DBRISEUPD | R/W | 0x0 | PWMnDBRISE Update Mode |
| | | | | Value Description 0x0 Immediate |
| | | | | The PWMnDBRISE register value is immediately updated on a write. |
| | | | | 0x1 Reserved |
| | | | | 0x2 Locally Synchronized |
| | | | | Updates to the register are reflected to the generator the next time the counter is 0. |
| | | | | 0x3 Globally Synchronized |
| | | | | Updates to the register are delayed until the next time the counter is 0 after a synchronous update has been requested through the PWMCTL register. |
| 11:10 | DBCTLUPD | R/W | 0x0 | PWMnDBCTL Update Mode |
| | | | | Value Description |
| | | | | 0x0 Immediate |
| | | | | The PWMnDBCTL register value is immediately updated on a write. |
| | | | | 0x1 Reserved |
| | | | | 0x2 Locally Synchronized |
| | | | | Updates to the register are reflected to the generator the next time the counter is 0. |
| | | | | 0x3 Globally Synchronized |
| | | | | Updates to the register are delayed until the next time the counter is 0 after a synchronous update has been requested through the PWMCTL register. |
| 9:8 | GENBUPD | R/W | 0x0 | PWMnGENB Update Mode |
| | | | | Value Description |
| | | | | 0x0 Immediate |
| | | | | The PWMnGENB register value is immediately updated on a write. |
| | | | | 0x1 Reserved |
| | | | | 0x2 Locally Synchronized |
| | | | | Updates to the register are reflected to the generator the next time the counter is 0. |
| | | | | 0x3 Globally Synchronized |
| | | | | Updates to the register are delayed until the next time the counter is 0 after a synchronous update has been requested through the PWMCTL register. |

| Bit/Field | Name | Туре | Reset | Description |
|-----------|---------|------|-------|--|
| 7:6 | GENAUPD | R/W | 0x0 | PWMnGENA Update Mode |
| | | | | Value Description 0x0 Immediate The PWMnGENA register value is immediately updated on a write. 0x1 Reserved |
| | | | | 0x2 Locally Synchronized |
| | | | | Updates to the register are reflected to the generator the next time the counter is 0. |
| | | | | 0x3 Globally Synchronized |
| | | | | Updates to the register are delayed until the next time the counter is 0 after a synchronous update has been requested through the PWMCTL register. |
| 5 | CMPBUPD | R/W | 0 | Comparator B Update Mode |
| | | | | Value Description |
| | | | | 0 Locally Synchronized |
| | | | | Updates to the PWMnCMPB register are reflected to the generator the next time the counter is 0. |
| | | | | 1 Globally Synchronized |
| | | | | Updates to the register are delayed until the next time the counter is 0 after a synchronous update has been requested through the PWMCTL register. |
| 4 | CMPAUPD | R/W | 0 | Comparator A Update Mode |
| | | | | Value Description |
| | | | | 0 Locally Synchronized |
| | | | | Updates to the PWMnCMPA register are reflected to the generator the next time the counter is 0. |
| | | | | 1 Globally Synchronized |
| | | | | Updates to the register are delayed until the next time the counter is 0 after a synchronous update has been requested through the PWMCTL register. |
| 3 | LOADUPD | R/W | 0 | Load Register Update Mode |
| | | | | Value Description |
| | | | | 0 Locally Synchronized |
| | | | | Updates to the PWMnLOAD register are reflected to the generator the next time the counter is 0. |
| | | | | 1 Globally Synchronized |
| | | | | Updates to the register are delayed until the next time the counter is 0 after a synchronous update has been requested through the PWMCTL register. |

| Bit/Field | Name | Туре | Reset | Description |
|-----------|--------|------|-------|--|
| 2 | DEBUG | R/W | 0 | Debug Mode |
| | | | | Value Description |
| | | | | The counter stops running when it next reaches 0 and continues running again when no longer in Debug mode. |
| | | | | 1 The counter always runs when in Debug mode. |
| 1 | MODE | R/W | 0 | Counter Mode |
| | | | | Value Description |
| | | | | The counter counts down from the load value to 0 and then wraps back to the load value (Count-Down mode). |
| | | | | 1 The counter counts up from 0 to the load value, back down to 0, and then repeats (Count-Up/Down mode). |
| 0 | ENABLE | R/W | 0 | PWM Block Enable |
| | | | | Value Description |
| | | | | C T |

- The entire PWM generation block is disabled and not clocked.
- 1 The PWM generation block is enabled and produces PWM signals.

Register 15: PWM0 Interrupt and Trigger Enable (PWM0INTEN), offset 0x044 Register 16: PWM1 Interrupt and Trigger Enable (PWM1INTEN), offset 0x084 Register 17: PWM2 Interrupt and Trigger Enable (PWM2INTEN), offset 0x0C4


These registers control the interrupt and ADC trigger generation capabilities of the PWM generators (**PWM0INTEN** controls the PWM generator 0 block, and so on). The events that can cause an interrupt or an ADC trigger are:

- The counter being equal to the load register
- The counter being equal to zero
- The counter being equal to the **PWMnCMPA** register while counting up
- The counter being equal to the **PWMnCMPA** register while counting down
- The counter being equal to the **PWMnCMPB** register while counting up
- The counter being equal to the **PWMnCMPB** register while counting down

Any combination of these events can generate either an interrupt or an ADC trigger, though no determination can be made as to the actual event that caused an ADC trigger if more than one is specified. The **PWMnRIS** register provides information about which events have caused raw interrupts.

PWM0 Interrupt and Trigger Enable (PWM0INTEN)

Base 0x4002.8000 Offset 0x044 Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|----------|---|
| 31:14 | reserved | RO | 0x0000.0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 13 | TRCMPBD | R/W | 0 | Trigger for Counter= PWMnCMPB Down |

Value Description

- An ADC trigger pulse is output when the counter matches the value in the **PWMnCMPB** register value while counting down.
- 0 No ADC trigger is output.

| Bit/Field | Name | Туре | Reset | Description |
|-----------|-----------|------|-------|---|
| 12 | TRCMPBU | R/W | 0 | Trigger for Counter= PWMnCMPB Up |
| | | | | Value Description |
| | | | | An ADC trigger pulse is output when the counter matches the value in the PWMnCMPB register value while counting up. |
| | | | | 0 No ADC trigger is output. |
| 11 | TRCMPAD | R/W | 0 | Trigger for Counter= PWMnCMPA Down |
| | | | | Value Description |
| | | | | 1 An ADC trigger pulse is output when the counter matches the value in the PWMnCMPA register value while counting down. |
| | | | | 0 No ADC trigger is output. |
| 10 | TRCMPAU | R/W | 0 | Trigger for Counter= PWMnCMPA Up |
| | | | | Value Description |
| | | | | An ADC trigger pulse is output when the counter matches the value in the PWMnCMPA register value while counting up. |
| | | | | 0 No ADC trigger is output. |
| 9 | TRCNTLOAD | R/W | 0 | Trigger for Counter= PWMnLOAD |
| | | | | Value Description |
| | | | | 1 An ADC trigger pulse is output when the counter matches the PWMnLOAD register. |
| | | | | 0 No ADC trigger is output. |
| 8 | TRCNTZERO | R/W | 0 | Trigger for Counter=0 |
| | | | | Value Description |
| | | | | 1 An ADC trigger pulse is output when the counter is 0. |
| | | | | 0 No ADC trigger is output. |
| 7:6 | reserved | RO | 0x0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 5 | INTCMPBD | R/W | 0 | Interrupt for Counter= PWMnCMPB Down |
| | | | | Value Description |
| | | | | A raw interrupt occurs when the counter matches the value in the PWMnCMPB register value while counting down. |
| | | | | 0 No interrupt. |

| Bit/Field | Name | Туре | Reset | Description |
|-----------|------------|------|-------|--|
| 4 | INTCMPBU | R/W | 0 | Interrupt for Counter= PWMnCMPB Up |
| | | | | Value Description |
| | | | | A raw interrupt occurs when the counter matches the value in the PWMnCMPB register value while counting up. |
| | | | | 0 No interrupt. |
| 3 | INTCMPAD | R/W | 0 | Interrupt for Counter= PWMnCMPA Down |
| | | | | Value Description |
| | | | | A raw interrupt occurs when the counter matches the value in the PWMnCMPA register value while counting down. |
| | | | | 0 No interrupt. |
| 2 | INTCMPAU | R/W | 0 | Interrupt for Counter= PWMnCMPA Up |
| | | | | Value Description |
| | | | | A raw interrupt occurs when the counter matches the value in the PWMnCMPA register value while counting up. |
| | | | | 0 No interrupt. |
| | | | | When 1, an interrupt occurs when the counter matches the comparator A value and the counter is counting up. |
| 1 | INTCNTLOAD | R/W | 0 | Interrupt for Counter=PWMnLOAD |
| | | | | Value Description |
| | | | | A raw interrupt occurs when the counter matches the value in the PWMnLOAD register value. |
| | | | | 0 No interrupt. |
| 0 | INTCNTZERO | R/W | 0 | Interrupt for Counter=0 |
| | | | | Value Description |
| | | | | 1 A raw interrupt occurs when the counter is zero. |
| | | | | 0 No interrupt. |


Register 18: PWM0 Raw Interrupt Status (PWM0RIS), offset 0x048 Register 19: PWM1 Raw Interrupt Status (PWM1RIS), offset 0x088 Register 20: PWM2 Raw Interrupt Status (PWM2RIS), offset 0x0C8

These registers provide the current set of interrupt sources that are asserted, regardless of whether they cause an interrupt to be asserted to the controller (PWM0RIS controls the PWM generator 0 block, and so on). If a bit is set, the event has occurred: if a bit is clear, the event has not occurred. Bits in this register are cleared by writing a 1 to the corresponding bit in the **PWMnISC** register.

PWM0 Raw Interrupt Status (PWM0RIS)

Base 0x4002.8000 Offset 0x048

Type RO, reset 0x0000.0000



| et | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|-----|--------|---|---------|----|------|---|------------|--------|-----------|----------------------|-----------|-----------|------------|-----------------|------------------------|---------|
| Bit | /Field | | Name |) | Туре |) | Reset | Descr | iption | | | | | | | |
| ; | 31:6 | | reserve | ed | RO | | 0x0000.000 | compa | atibility | with futu | re produ | icts, the | | a reserv | . To prov ed bit sh | |
| | 5 | | INTCMP | BD | RO | | 0 | Comp | arator E | 3 Down | Interrupt | Status | | | | |
| | | | | | | | | Value | Descr | ription | | | | | | |
| | | | | | | | | 1 | | ounter h counting | | ned the v | alue in th | ne PWM ı | nCMPB i | egister |
| | | | | | | | | 0 | An int | errupt h | as not o | ccurred. | | | | |
| | | | | | | | | This b | | ared by | writing a | 1 to the | : INTCM | PBD bit ir | n the PW | MnISC |
| | 4 | | INTCMP | BU | RO | | 0 | Comp | arator E | 3 Up Inte | errupt St | atus | | | | |
| | | | | | | | | Value | Descr | ription | | | | | | |

- The counter has matched the value in the **PWMnCMPB** register while counting up.
- 0 An interrupt has not occurred.

This bit is cleared by writing a 1 to the INTCMPBU bit in the PWMnISC register.

| Bit/Field | Name | Туре | Reset | Description |
|-----------|------------|------|-------|---|
| 3 | INTCMPAD | RO | 0 | Comparator A Down Interrupt Status |
| | | | | Value Description |
| | | | | The counter has matched the value in the PWMnCMPA register while counting down. |
| | | | | 0 An interrupt has not occurred. |
| | | | | This bit is cleared by writing a 1 to the ${\tt INTCMPAD}$ bit in the ${\tt PWMnISC}$ register. |
| 2 | INTCMPAU | RO | 0 | Comparator A Up Interrupt Status |
| | | | | Value Description |
| | | | | The counter has matched the value in the PWMnCMPA register while counting up. |
| | | | | 0 An interrupt has not occurred. |
| | | | | This bit is cleared by writing a 1 to the ${\tt INTCMPAU}$ bit in the ${\tt PWMnISC}$ register. |
| 1 | INTCNTLOAD | RO | 0 | Counter=Load Interrupt Status |
| | | | | Value Description |
| | | | | 1 The counter has matched the value in the PWMnLOAD register. |
| | | | | 0 An interrupt has not occurred. |
| | | | | This bit is cleared by writing a 1 to the ${\tt INTCNTLOAD}$ bit in the ${\tt PWMnISC}$ register. |
| 0 | INTCNTZERO | RO | 0 | Counter=0 Interrupt Status |
| | | | | Value Description |
| | | | | 1 The counter has matched zero. |
| | | | | 0 An interrupt has not occurred. |
| | | | | This bit is cleared by writing a 1 to the INTCNTZERO bit in the PWMnISC register. |

Register 21: PWM0 Interrupt Status and Clear (PWM0ISC), offset 0x04C Register 22: PWM1 Interrupt Status and Clear (PWM1ISC), offset 0x08C Register 23: PWM2 Interrupt Status and Clear (PWM2ISC), offset 0x0CC


These registers provide the current set of interrupt sources that are asserted to the interrupt controller (PWM0ISC controls the PWM generator 0 block, and so on). A bit is set if the event has occurred and is enabled in the PWMnINTEN register; if a bit is clear, the event has not occurred or is not enabled. These are R/W1C registers; writing a 1 to a bit position clears the corresponding interrupt reason.

PWM0 Interrupt Status and Clear (PWM0ISC)

Base 0x4002.8000

Offset 0x04C

Type R/W1C, reset 0x0000.0000



| Bit/Field | Name | Туре | Reset | Description | | | | | |
|-----------|----------|-------|-----------|---|--|--|--|--|--|
| 31:6 | reserved | RO | 0x0000.00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. | | | | | |
| 5 | INTCMPBD | R/W1C | 0 | Comparator B Down Interrupt | | | | | |
| | | | | Value Description | | | | | |
| | | | | 1 The INTCMPBD bits in the PWMnRIS and PWMnINTEN registers are set, providing an interrupt to the interrupt controller. | | | | | |
| | | | | 0 No interrupt has occurred or the interrupt is masked. | | | | | |
| | | | | This bit is cleared by writing a 1. Clearing this bit also clears the INTCMPBD bit in the PWMnRIS register. | | | | | |
| 4 | INTCMPBU | R/W1C | 0 | Comparator B Up Interrupt | | | | | |

Value Description

- The INTCMPBU bits in the PWMnRIS and PWMnINTEN registers are set, providing an interrupt to the interrupt controller.
- No interrupt has occurred or the interrupt is masked. 0

This bit is cleared by writing a 1. Clearing this bit also clears the INTCMPBU bit in the PWMnRIS register.

| Bit/Field | Name | Туре | Reset | Description |
|-----------|------------|-------|-------|---|
| 3 | INTCMPAD | R/W1C | 0 | Comparator A Down Interrupt |
| | | | | Value Description |
| | | | | 1 The INTCMPAD bits in the PWMnRIS and PWMnINTEN registers are set, providing an interrupt to the interrupt controller. |
| | | | | 0 No interrupt has occurred or the interrupt is masked. |
| | | | | This bit is cleared by writing a 1. Clearing this bit also clears the INTCMPAD bit in the PWMnRIS register. |
| 2 | INTCMPAU | R/W1C | 0 | Comparator A Up Interrupt |
| | | | | Value Description |
| | | | | 1 The INTCMPAU bits in the PWMnRIS and PWMnINTEN registers are set, providing an interrupt to the interrupt controller. |
| | | | | 0 No interrupt has occurred or the interrupt is masked. |
| | | | | This bit is cleared by writing a 1. Clearing this bit also clears the INTCMPAU bit in the PWMnRIS register. |
| 1 | INTCNTLOAD | R/W1C | 0 | Counter=Load Interrupt |
| | | | | Value Description |
| | | | | The INTCNTLOAD bits in the PWMnRIS and PWMnINTEN registers are set, providing an interrupt to the interrupt controller. |
| | | | | 0 No interrupt has occurred or the interrupt is masked. |
| | | | | This bit is cleared by writing a 1. Clearing this bit also clears the INTCNTLOAD bit in the PWMnRIS register. |
| 0 | INTCNTZERO | R/W1C | 0 | Counter=0 Interrupt |
| | | | | Value Description |
| | | | | The INTCNTZERO bits in the PWMnRIS and PWMnINTEN registers are set, providing an interrupt to the interrupt controller. |
| | | | | 0 No interrupt has occurred or the interrupt is masked. |
| | | | | This bit is cleared by writing a 1. Clearing this bit also clears the INTCNTZERO bit in the PWMnRIS register. |

October 10, 2009 885

Register 24: PWM0 Load (PWM0LOAD), offset 0x050

Register 25: PWM1 Load (PWM1LOAD), offset 0x090

Register 26: PWM2 Load (PWM2LOAD), offset 0x0D0

These registers contain the load value for the PWM counter (**PWM0LOAD** controls the PWM generator 0 block, and so on). Based on the counter mode configured by the MODE bit in the **PWMnCTL** register, this value is either loaded into the counter after it reaches zero or is the limit of up-counting after which the counter decrements back to zero. When this value matches the counter, a pulse is output which can be configured to drive the generation of the pwmA and/or pwmB signal (via the **PWMnGENA/PWMnGENB** register) or drive an interruptor ADC trigger (via the **PWMnINTEN** register).

If the Load Value Update mode is locally synchronized (based on the LOADUPD field encoding in the **PWMnCTL** register), the 16-bit LOAD value is used the next time the counter reaches zero. If the update mode is globally synchronized, it is used the next time the counter reaches zero after a synchronous update has been requested through the **PWM Master Control (PWMCTL)** register (see page 853). If this register is re-written before the actual update occurs, the previous value is never used and is lost.

PWM0 Load (PWM0LOAD)

Base 0x4002.8000 Offset 0x050

Type R/W, reset 0x0000.0000

| | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|---------------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|
| | | 1 | | 1 | | | 1 | rese | erved | | 1 | | 1 | | | 1 |
| Type Reset | RO 0 |
| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | . 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | 1 | ! | 1 | ' ' | | ı | LO | AD | ! | ı | | ! ! | | Į. | ' |
| Type Reset | R/W 0 |

| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|--------|---|
| 31:16 | reserved | RO | 0x0000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 15:0 | LOAD | R/W | 0x0000 | Counter Load Value |

The counter load value.

Register 27: PWM0 Counter (PWM0COUNT), offset 0x054

Register 28: PWM1 Counter (PWM1COUNT), offset 0x094


Register 29: PWM2 Counter (PWM2COUNT), offset 0x0D4

These registers contain the current value of the PWM counter (**PWM0COUNT** is the value of the PWM generator 0 block, and so on). When this value matches zero or the value in the **PWMnLOAD**, **PWMnCMPA**, or **PWMnCMPB** registers, a pulse is output which can be configured to drive the generation of a PWM signal or drive an interrupt or ADC trigger.

PWM0 Counter (PWM0COUNT)

Base 0x4002.8000 Offset 0x054

Type RO, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|--------|---|
| 31:16 | reserved | RO | 0x0000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 15:0 | COUNT | RO | 0x0000 | Counter Value |

The current value of the counter.

Register 30: PWM0 Compare A (PWM0CMPA), offset 0x058

Register 31: PWM1 Compare A (PWM1CMPA), offset 0x098

Register 32: PWM2 Compare A (PWM2CMPA), offset 0x0D8

These registers contain a value to be compared against the counter (**PWM0CMPA** controls the PWM generator 0 block, and so on). When this value matches the counter, a pulse is output which can be configured to drive the generation of the pwmA and pwmB signals (via the **PWMnGENA** and **PWMnGENB** registers) or drive an interrupt or ADC trigger (via the **PWMnINTEN** register). If the value of this register is greater than the **PWMnLOAD** register (see page 886), then no pulse is ever output.

If the comparator A update mode is locally synchronized (based on the CMPAUPD bit in the **PWMnCTL** register), the 16-bit COMPA value is used the next time the counter reaches zero. If the update mode is globally synchronized, it is used the next time the counter reaches zero after a synchronous update has been requested through the **PWM Master Control (PWMCTL)** register (see page 853). If this register is rewritten before the actual update occurs, the previous value is never used and is lost.

PWM0 Compare A (PWM0CMPA)

Base 0x4002.8000 Offset 0x058

Type R/W, reset 0x0000.0000

| | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|-------|-----|-----|-----|-----|-----|-----|-----|------|------|-----|-----|-----|-----|-----|-----|-----|
| | | • | | • | | | | rese | rved | | | | | ' | ' | • |
| Туре | RO | RO | RO | RO | RO | RO | RO | RO | RO |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | 1 | ı | 1 | | | ı | COI | MPA | ı | | | | ı | 1 | ' |
| Туре | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:16 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 15:0 | COMPA | R/W | 0x00 | Comparator A Value |

The value to be compared against the counter.

Register 33: PWM0 Compare B (PWM0CMPB), offset 0x05C Register 34: PWM1 Compare B (PWM1CMPB), offset 0x09C

Register 35: PWM2 Compare B (PWM2CMPB), offset 0x0DC


These registers contain a value to be compared against the counter (**PWM0CMPB** controls the PWM generator 0 block, and so on). When this value matches the counter, a pulse is output which can be configured to drive the generation of the pwmA and pwmB signals (via the **PWMnGENA** and **PWMnGENB** registers) or drive an interrupt or ADC trigger (via the **PWMnINTEN** register). If the value of this register is greater than the **PWMnLOAD** register, no pulse is ever output.

If the comparator B update mode is locally synchronized (based on the CMPBUPD bit in the **PWMnCTL** register), the 16-bit COMPB value is used the next time the counter reaches zero. If the update mode is globally synchronized, it is used the next time the counter reaches zero after a synchronous update has been requested through the **PWM Master Control (PWMCTL)** register (see page 853). If this register is rewritten before the actual update occurs, the previous value is never used and is lost.

PWM0 Compare B (PWM0CMPB)

Base 0x4002.8000 Offset 0x05C

Type R/W, reset 0x0000.0000



| Bit/Field | Name | туре | Reset | Description |
|-----------|----------|------|--------|---|
| 31:16 | reserved | RO | 0x0000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 15:0 | COMPB | R/W | 0x0000 | Comparator B Value |

The value to be compared against the counter.

Register 36: PWM0 Generator A Control (PWM0GENA), offset 0x060 Register 37: PWM1 Generator A Control (PWM1GENA), offset 0x0A0

Register 38: PWM2 Generator A Control (PWM2GENA), offset 0x0E0

These registers control the generation of the pwmA signal based on the load and zero output pulses from the counter, as well as the compare A and compare B pulses from the comparators (**PWM0GENA** controls the PWM generator 0 block, and so on). When the counter is running in Count-Down mode, only four of these events occur; when running in Count-Up/Down mode, all six occur. These events provide great flexibility in the positioning and duty cycle of the resulting PWM signal.

The **PWM0GENA** register controls generation of the pwm0A signal; **PWM1GENA**, the pwm1A signal; and **PWM2GENA**, the pwm2A signal.


If a zero or load event coincides with a compare A or compare B event, the zero or load action is taken and the compare A or compare B action is ignored. If a compare A event coincides with a compare B event, the compare A action is taken and the compare B action is ignored.

If the Generator A update mode is immediate (based on the GENAUPD field encoding in the **PWMnCTL** register), the ACTCMPBD, ACTCMPBU, ACTCMPAD, ACTCMPAU, ACTLOAD, and ACTZERO values are used immediately. If the update mode is locally synchronized, these values are used the next time the counter reaches zero. If the update mode is globally synchronized, these values are used the next time the counter reaches zero after a synchronous update has been requested through the **PWM Master Control (PWMCTL)** register (see page 853). If this register is rewritten before the actual update occurs, the previous value is never used and is lost.

PWM0 Generator A Control (PWM0GENA)

Base 0x4002.8000 Offset 0x060

Type R/W, reset 0x0000.0000



Bit/Field Name Type Reset Description

31:12 reserved RO 0x0000.0 Software sh

Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|--|
| 11:10 | ACTCMPBD | R/W | 0x0 | Action for Comparator B Down |
| | | | | This field specifies the action to be taken when the counter matches comparator B while counting down. |
| | | | | Value Description |
| | | | | 0x0 Do nothing. |
| | | | | 0x1 Invert pwmA. |
| | | | | 0x2 Drive pwmA Low. |
| | | | | 0x3 Drive pwmA High. |
| 9:8 | ACTCMPBU | R/W | 0x0 | Action for Comparator B Up |
| | | | | This field specifies the action to be taken when the counter matches comparator B while counting up. This action can only occur when the MODE bit in the PWMnCTL register is set. |
| | | | | Value Description |
| | | | | 0x0 Do nothing. |
| | | | | 0x1 Invert pwmA. |
| | | | | 0x2 Drive pwmA Low. |
| | | | | 0x3 Drive pwmA High. |
| 7:6 | ACTCMPAD | R/W | 0x0 | Action for Comparator A Down |
| | | | | This field specifies the action to be taken when the counter matches comparator A while counting down. |
| | | | | Value Description |
| | | | | 0x0 Do nothing. |
| | | | | 0x1 Invert pwmA. |
| | | | | 0x2 Drive pwmA Low. |
| | | | | 0x3 Drive pwmA High. |
| 5:4 | ACTCMPAU | R/W | 0x0 | Action for Comparator A Up |
| | | | | This field specifies the action to be taken when the counter matches comparator A while counting up. This action can only occur when the MODE bit in the PWMnCTL register is set. |
| | | | | Value Description |
| | | | | 0x0 Do nothing. |
| | | | | 0x1 Invert pwmA. |
| | | | | 0x2 Drive pwmA Low. |
| | | | | 0x3 Drive pwmA High. |
| | | | | |

| Bit/Field | Name | Туре | Reset | Description |
|-----------|---------|------|-------|---|
| 3:2 | ACTLOAD | R/W | 0x0 | Action for Counter=LOAD |
| | | | | This field specifies the action to be taken when the counter matches the value in the PWMnLOAD register. |
| | | | | Value Description |
| | | | | 0x0 Do nothing. |
| | | | | 0x1 Invert pwmA. |
| | | | | 0x2 Drive pwmA Low. |
| | | | | 0x3 Drive pwmA High. |
| 1:0 | ACTZERO | R/W | 0x0 | Action for Counter=0 |
| | | | | This field specifies the action to be taken when the counter is zero. |
| | | | | Value Description |
| | | | | 0x0 Do nothing. |
| | | | | 0x1 Invert pwmA. |
| | | | | 0x2 Drive pwmA Low. |
| | | | | 0x3 Drive pwmA High. |

Register 39: PWM0 Generator B Control (PWM0GENB), offset 0x064 Register 40: PWM1 Generator B Control (PWM1GENB), offset 0x0A4 Register 41: PWM2 Generator B Control (PWM2GENB), offset 0x0E4

These registers control the generation of the pwmB signal based on the load and zero output pulses from the counter, as well as the compare A and compare B pulses from the comparators (**PWM0GENB** controls the PWM generator 0 block, and so on). When the counter is running in Count-Down mode, only four of these events occur; when running in Count-Up/Down mode, all six occur. These events provide great flexibility in the positioning and duty cycle of the resulting PWM signal.

The **PWM0GENB** register controls generation of the pwm0B signal; **PWM1GENB**, the pwm1B signal; and **PWM2GENB**, the pwm2B signal.


If a zero or load event coincides with a compare A or compare B event, the zero or load action is taken and the compare A or compare B action is ignored. If a compare A event coincides with a compare B event, the compare B action is taken and the compare A action is ignored.

If the Generator B update mode is immediate (based on the GENBUPD field encoding in the **PWMnCTL** register), the ACTCMPBD, ACTCMPBU, ACTCMPAD, ACTCMPAD, ACTLOAD, and ACTZERO values are used immediately. If the update mode is locally synchronized, these values are used the next time the counter reaches zero. If the update mode is globally synchronized, these values are used the next time the counter reaches zero after a synchronous update has been requested through the **PWM Master Control (PWMCTL)** register (see page 853). If this register is rewritten before the actual update occurs, the previous value is never used and is lost.

PWM0 Generator B Control (PWM0GENB)

Base 0x4002.8000 Offset 0x064

Type R/W, reset 0x0000.0000



Description

Bit/Field Name Type Reset

31:12 reserved RO 0x0000.0

Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|--|
| 11:10 | ACTCMPBD | R/W | 0x0 | Action for Comparator B Down |
| | | | | This field specifies the action to be taken when the counter matches comparator B while counting down. |
| | | | | Value Description |
| | | | | 0x0 Do nothing. |
| | | | | 0x1 Invert pwmB. |
| | | | | 0x2 Drive pwmB Low. |
| | | | | 0x3 Drive pwmB High. |
| 9:8 | ACTCMPBU | R/W | 0x0 | Action for Comparator B Up |
| | | | | This field specifies the action to be taken when the counter matches comparator B while counting up. This action can only occur when the MODE bit in the PWMnCTL register is set. |
| | | | | Value Description |
| | | | | 0x0 Do nothing. |
| | | | | 0x1 Invert pwmB. |
| | | | | 0x2 Drive pwmB Low. |
| | | | | 0x3 Drive pwmB High. |
| 7:6 | ACTCMPAD | R/W | 0x0 | Action for Comparator A Down |
| | | | | This field specifies the action to be taken when the counter matches comparator A while counting down. |
| | | | | Value Description |
| | | | | 0x0 Do nothing. |
| | | | | 0x1 Invert pwmB. |
| | | | | 0x2 Drive pwmB Low. |
| | | | | 0x3 Drive pwmB High. |
| 5:4 | ACTCMPAU | R/W | 0x0 | Action for Comparator A Up |
| | | | | This field specifies the action to be taken when the counter matches comparator A while counting up. This action can only occur when the MODE bit in the PWMnCTL register is set. |
| | | | | Value Description |
| | | | | 0x0 Do nothing. |
| | | | | 0x1 Invert pwmB. |
| | | | | 0x2 Drive pwmB Low. |
| | | | | 0x3 Drive pwmB High. |
| | | | | |

| 3:2 ACTLOAD R/W 0x0 Action for Counter=LOAD | |
|--|------------|
| This field specifies the action to be taken when the counter mat load value. | ches the |
| Value Description | |
| 0x0 Do nothing. | |
| 0x1 Invert pwmB. | |
| 0x2 Drive pwmB Low. | |
| 0x3 Drive pwmB High. | |
| 1:0 ACTZERO R/W 0x0 Action for Counter=0 | |
| This field specifies the action to be taken when the counter is |) . |
| Value Description | |
| 0x0 Do nothing. | |
| 0x1 Invert pwmB. | |
| 0x2 Drive pwmB Low. | |
| 0x3 Drive pwmB High. | |

Register 42: PWM0 Dead-Band Control (PWM0DBCTL), offset 0x068 Register 43: PWM1 Dead-Band Control (PWM1DBCTL), offset 0x0A8 Register 44: PWM2 Dead-Band Control (PWM2DBCTL), offset 0x0E8


The **PWMnDBCTL** register controls the dead-band generator, which produces the PWMn signals based on the pwmA and pwmB signals. When disabled, the pwmA signal passes through to the pwmA' signal and the pwmB signal passes through to the pwmB' signal. When dead-band control is enabled, the pwmB signal is ignored, the pwmA' signal is generated by delaying the rising edge(s) of the pwmA signal by the value in the **PWMnDBRISE** register (see page 897), and the pwmB' signal is generated by inverting the pwmA signal and delaying the falling edge(s) of the pwmA signal by the value in the **PWMnDBFALL** register (see page 898). The Output Control block outputs the pwm0A' signal on the PWM0 signal and the pwm0B' signal on the PWM1 signal. In a similar manner, PWM2 and PWM3 are produced from the pwm1A' and pwm1B' signals, and PWM4 and PWM5 are produced from the pwm2A' and pwm2B' signals.

If the Dead-Band Control mode is immediate (based on the DBCTLUPD field encoding in the **PWMnCTL** register), the ENABLE bit value is used immediately. If the update mode is locally synchronized, this value is used the next time the counter reaches zero. If the update mode is globally synchronized, this value is used the next time the counter reaches zero after a synchronous update has been requested through the **PWM Master Control (PWMCTL)** register (see page 853). If this register is rewritten before the actual update occurs, the previous value is never used and is lost.

PWM0 Dead-Band Control (PWM0DBCTL)

Base 0x4002.8000 Offset 0x068

Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|------------|---|
| 31:1 | reserved | RO | 0x0000.000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 0 | ENABLE | R/W | 0 | Dead-Band Generator Enable |

Value Description

- The dead-band generator modifies the pwmA signal by inserting dead bands into the pwmA' and pwmB' signals.
- The pwmA and pwmB signals pass through to the pwmA' and pwmB' signals unmodified.

Register 45: PWM0 Dead-Band Rising-Edge Delay (PWM0DBRISE), offset 0x06C

Register 46: PWM1 Dead-Band Rising-Edge Delay (PWM1DBRISE), offset 0x0AC

Register 47: PWM2 Dead-Band Rising-Edge Delay (PWM2DBRISE), offset 0x0EC


The **PWMnDBRISE** register contains the number of clock cycles to delay the rising edge of the pwmA signal when generating the pwmA' signal. If the dead-band generator is disabled through the **PWMnDBCTL** register, this register is ignored. If the value of this register is larger than the width of a High pulse on the pwmA signal, the rising-edge delay consumes the entire High time of the signal, resulting in no High time on the output. Care must be taken to ensure that the pwmA High time always exceeds the rising-edge delay.

If the Dead-Band Rising-Edge Delay mode is immediate (based on the DBRISEUPD field encoding in the **PWMnCTL** register), the 12-bit RISEDELAY value is used immediately. If the update mode is locally synchronized, this value is used the next time the counter reaches zero. If the update mode is globally synchronized, this value is used the next time the counter reaches zero after a synchronous update has been requested through the **PWM Master Control (PWMCTL)** register (see page 853). If this register is rewritten before the actual update occurs, the previous value is never used and is lost.

PWM0 Dead-Band Rising-Edge Delay (PWM0DBRISE)

Base 0x4002.8000 Offset 0x06C

Type R/W, reset 0x0000.0000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|------------|------|----------|---|
| 31:12 | reserved | RO | 0x0000.0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 11.0 | RISEDEI AV | R/M | 0×000 | Dead-Band Rise Delay |

The number of clock cycles to delay the rising edge of pwmA' after the rising edge of pwmA.

Register 48: PWM0 Dead-Band Falling-Edge-Delay (PWM0DBFALL), offset 0x070

Register 49: PWM1 Dead-Band Falling-Edge-Delay (PWM1DBFALL), offset 0x0B0


Register 50: PWM2 Dead-Band Falling-Edge-Delay (PWM2DBFALL), offset 0x0F0

The **PWMnDBFALL** register contains the number of clock cycles to delay the rising edge of the pwmB' signal from the falling edge of the pwmA signal. If the dead-band generator is disabled through the **PWMnDBCTL** register, this register is ignored. If the value of this register is larger than the width of a Low pulse on the pwmA signal, the falling-edge delay consumes the entire Low time of the signal, resulting in no Low time on the output. Care must be taken to ensure that the pwmA Low time always exceeds the falling-edge delay.

If the Dead-Band Falling-Edge-Delay mode is immediate (based on the DBFALLUP field encoding in the **PWMnCTL** register), the 12-bit FALLDELAY value is used immediately. If the update mode is locally synchronized, this value is used the next time the counter reaches zero. If the update mode is globally synchronized, this value is used the next time the counter reaches zero after a synchronous update has been requested through the **PWM Master Control (PWMCTL)** register (see page 853). If this register is rewritten before the actual update occurs, the previous value is never used and is lost.

PWM0 Dead-Band Falling-Edge-Delay (PWM0DBFALL)

Base 0x4002.8000 Offset 0x070 Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|-----------|------|----------|---|
| 31:12 | reserved | RO | 0x0000.0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 11:0 | FALLDELAY | R/W | 0x000 | Dead-Band Fall Delay |

The number of clock cycles to delay the falling edge of pwmB' from the rising edge of pwmA.

Register 51: PWM0 Fault Source 0 (PWM0FLTSRC0), offset 0x074 Register 52: PWM1 Fault Source 0 (PWM1FLTSRC0), offset 0x0B4 Register 53: PWM2 Fault Source 0 (PWM2FLTSRC0), offset 0x0F4


This register specifies which fault pin inputs are used to generate a fault condition. Each bit in the following register indicates whether the corresponding fault pin is included in the fault condition. All enabled fault pins are ORed together to form the **PWMnFLTSRC0** portion of the fault condition. The PWMnFLTSRC0 fault condition is then ORed with the PWMnFLTSRC1 fault condition to generate the final fault condition for the PWM generator.

If the FLTSRC bit in the PWMnCTL register (see page 874) is clear, only the Faulto signal affects the fault condition generated. Otherwise, sources defined in PWMnFLTSRC0 and PWMnFLTSRC1 affect the fault condition generated.

PWM0 Fault Source 0 (PWM0FLTSRC0)

Base 0x4002.8000 Offset 0x074

Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|--------|---|
| 31:4 | reserved | RO | 0x0000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 3 | FAULT3 | R/W | 0 | Fault3 Input |

Value Description

- The Fault3 signal is suppressed and cannot generate a fault condition.
- 1 The Fault3 signal value is ORed with all other fault condition generation inputs (Faultn signals and digital comparators).

Note: The FLTSRC bit in the PWMnCTL register must be set for this bit to affect fault condition generation.

2 R/W FAULT2 Fault2 Input

Value Description

- 0 The Fault2 signal is suppressed and cannot generate a fault condition.
- The Fault2 signal value is ORed with all other fault condition generation inputs (Faultn signals and digital comparators).

Note: The FLTSRC bit in the PWMnCTL register must be set for this bit to affect fault condition generation.

| Bit/Field | Name | Туре | Reset | Description |
|-----------|--------|------|-------|---|
| 1 | FAULT1 | R/W | 0 | Fault1 Input |
| | | | | Value Description |
| | | | | 0 The Fault1 signal is suppressed and cannot generate a fault condition. |
| | | | | 1 The Fault1 signal value is ORed with all other fault condition generation inputs (Faultn signals and digital comparators). |
| | | | | Note: The FLTSRC bit in the PWMnCTL register must be set for this bit to affect fault condition generation. |
| 0 | FAULT0 | R/W | 0 | Fault0 Input |
| | | | | Value Description |
| | | | | 0 The Fault0 signal is suppressed and cannot generate a fault condition. |
| | | | | 1 The Fault0 signal value is ORed with all other fault condition generation inputs (Faultn signals and digital comparators). |
| | | | | Note: The FLTSRC bit in the PWMnCTL register must be set for this bit to affect fault condition generation. |

Register 54: PWM0 Fault Source 1 (PWM0FLTSRC1), offset 0x078 Register 55: PWM1 Fault Source 1 (PWM1FLTSRC1), offset 0x0B8 Register 56: PWM2 Fault Source 1 (PWM2FLTSRC1), offset 0x0F8


This register specifies which digital comparator triggers from the ADC are used to generate a fault condition. Each bit in the following register indicates whether the corresponding digital comparator trigger is included in the fault condition. All enabled digital comparator triggers are ORed together to form the **PWMnFLTSRC1** portion of the fault condition. The **PWMnFLTSRC1** fault condition is then ORed with the **PWMnFLTSRC0** fault condition to generate the final fault condition for the PWM generator.

If the FLTSRC bit in the **PWMnCTL** register (see page 874) is clear, only the PWM Fault0 pin affects the fault condition generated. Otherwise, sources defined in **PWMnFLTSRC0** and **PWMnFLTSRC1** affect the fault condition generated.

PWM0 Fault Source 1 (PWM0FLTSRC1)

Base 0x4002.8000 Offset 0x078

Type R/W, reset 0x0000.0000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-----------|---|
| 31:8 | reserved | RO | 0x0000.00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7 | DCMP7 | R/W | 0 | Digital Comparator 7 |

Value Description

- The trigger from digital comparator 7 is suppressed and cannot generate a fault condition.
- 1 The trigger from digital comparator 7 is ORed with all other fault condition generation inputs (Faultn signals and digital comparators).

Note: The FLTSRC bit in the PWMnCTL register must be set for this bit to affect fault condition generation.

| Bit/Field | Name | Туре | Reset | Description |
|-----------|-------|------|-------|--|
| 6 | DCMP6 | R/W | 0 | Digital Comparator 6 |
| | | | | Value Description |
| | | | | The trigger from digital comparator 6 is suppressed and cannot generate a fault condition. |
| | | | | 1 The trigger from digital comparator 6 is ORed with all other fault condition generation inputs (Faultn signals and digital comparators). |
| | | | | Note: The FLTSRC bit in the PWMnCTL register must be set for this bit to affect fault condition generation. |
| 5 | DCMP5 | R/W | 0 | Digital Comparator 5 |
| | | | | Value Description |
| | | | | The trigger from digital comparator 5 is suppressed and cannot generate a fault condition. |
| | | | | 1 The trigger from digital comparator 5 is ORed with all other fault condition generation inputs (Faultn signals and digital comparators). |
| | | | | Note: The FLTSRC bit in the PWMnCTL register must be set for this bit to affect fault condition generation. |
| 4 | DCMP4 | R/W | 0 | Digital Comparator 4 |
| | | | | Value Description |
| | | | | The trigger from digital comparator 4 is suppressed and cannot generate a fault condition. |
| | | | | 1 The trigger from digital comparator 4 is ORed with all other fault condition generation inputs (Faultn signals and digital comparators). |
| | | | | Note: The FLTSRC bit in the PWMnCTL register must be set for this bit to affect fault condition generation. |
| 3 | DCMP3 | R/W | 0 | Digital Comparator 3 |
| | | | | Value Description |
| | | | | The trigger from digital comparator 3 is suppressed and cannot generate a fault condition. |
| | | | | 1 The trigger from digital comparator 3 is ORed with all other fault condition generation inputs (Faultn signals and digital comparators). |
| | | | | Note: The FLTSRC bit in the PWMnCTL register must be set for this bit to affect fault condition generation. |

| Bit/Field | Name | Туре | Reset | Description |
|-----------|-------|------|-------|--|
| 2 | DCMP2 | R/W | 0 | Digital Comparator 2 |
| | | | | Value Description |
| | | | | The trigger from digital comparator 2 is suppressed and cannot generate a fault condition. |
| | | | | 1 The trigger from digital comparator 2 is ORed with all other fault condition generation inputs (Faultn signals and digital comparators). |
| | | | | Note: The FLTSRC bit in the PWMnCTL register must be set for this bit to affect fault condition generation. |
| 1 | DCMP1 | R/W | 0 | Digital Comparator 1 |
| | | | | Value Description |
| | | | | The trigger from digital comparator 1 is suppressed and cannot generate a fault condition. |
| | | | | 1 The trigger from digital comparator 1 is ORed with all other fault condition generation inputs (Faultn signals and digital comparators). |
| | | | | Note: The FLTSRC bit in the PWMnCTL register must be set for this bit to affect fault condition generation. |
| 0 | DCMP0 | R/W | 0 | Digital Comparator 0 |
| | | | | Value Description |
| | | | | The trigger from digital comparator 0 is suppressed and cannot generate a fault condition. |
| | | | | 1 The trigger from digital comparator 0 is ORed with all other fault condition generation inputs (Faultn signals and digital comparators). |
| | | | | Note: The FLTSRC bit in the PWMnCTL register must be set for this bit to affect fault condition generation. |


Register 57: PWM0 Minimum Fault Period (PWM0MINFLTPER), offset 0x07C Register 58: PWM1 Minimum Fault Period (PWM1MINFLTPER), offset 0x0BC Register 59: PWM2 Minimum Fault Period (PWM2MINFLTPER), offset 0x0FC

If the MINFLTPER bit in the **PWMnCTL** register is set, this register specifies the 16-bit time-extension value to be used in extending the fault condition. The value is loaded into a 16-bit down counter, and the counter value is used to extend the fault condition. The fault condition is released in the clock immediately after the counter value reaches 0. The fault condition is asynchronous to the PWM clock; and the delay value is the product of the PWM clock period and the (MFP field value + 1) or (MFP field value + 2) depending on when the fault condition asserts with respect to the PWM clock. The counter decrements at the PWM clock rate, without pause or condition.

PWM0 Minimum Fault Period (PWM0MINFLTPER)

Base 0x4002.8000 Offset 0x07C

Type R/W, reset 0x0000.0000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|--------|---|
| 31:16 | reserved | R/W | 0x0000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 15:0 | MFP | RO | 0x0000 | Minimum Fault Period |

The number of PWM clocks by which a fault condition is extended when the delay is enabled by **PWMnCTL** MINFLTPER.

Register 60: PWM0 Fault Pin Logic Sense (PWM0FLTSEN), offset 0x800

Register 61: PWM1 Fault Pin Logic Sense (PWM1FLTSEN), offset 0x880

Register 62: PWM2 Fault Pin Logic Sense (PWM2FLTSEN), offset 0x900

Register 63: PWM3 Fault Pin Logic Sense (PWM3FLTSEN), offset 0x980

This register defines the PWM fault pin logic sense.

PWM0 Fault Pin Logic Sense (PWM0FLTSEN)

Base 0x4002.8000 Offset 0x800

Type R/W, reset 0x0000.0000

| | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|-------|----|----|----|----|----|------|------|------|------|----|----|----|--------|--------|--------|--------|
| | | 1 | 1 | | | | | rese | rved | | | | I | | | |
| Туре | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | ' | • | | | rese | rved | ' | | | | | FAULT3 | FAULT2 | FAULT1 | FAULT0 |
| Туре | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | R/W | R/W | R/W | R/W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|------------|---|
| 31:4 | reserved | RO | 0x0000.000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 3 | FAULT3 | R/W | 0 | Fault3 Sense |
| | | | | Value Description |
| | | | | O An error is indicated if the Fault3 signal is High. |
| | | | | 1 An error is indicated if the Fault3 signal is Low. |
| 2 | FAULT2 | R/W | 0 | Fault2 Sense |
| | | | | Value Description |
| | | | | O An error is indicated if the Fault2 signal is High. |
| | | | | 1 An error is indicated if the Fault2 signal is Low. |
| 1 | FAULT1 | R/W | 0 | Fault1 Sense |
| | | | | Value Description |
| | | | | O An error is indicated if the Fault1 signal is High. |
| | | | | 1 An error is indicated if the Fault1 signal is Low. |
| 0 | FAULT0 | R/W | 0 | Fault0 Sense |
| | | | | Value Description |
| | | | | O An error is indicated if the FaultO signal is High. |

An error is indicated if the Fault0 signal is Low.

Register 64: PWM0 Fault Status 0 (PWM0FLTSTAT0), offset 0x804 Register 65: PWM1 Fault Status 0 (PWM1FLTSTAT0), offset 0x884 Register 66: PWM2 Fault Status 0 (PWM2FLTSTAT0), offset 0x904

Along with the **PWMnFLTSTAT1** register, this register provides status regarding the fault condition inputs.

If the LATCH bit in the **PWMnCTL** register is clear, the contents of the **PWMnFLTSTAT0** register are read-only (RO) and provide the current state of the FAULTn inputs.


If the LATCH bit in the **PWMnCTL** register is set, the contents of the **PWMnFLTSTAT0** register are read / write 1 to clear (R/W1C) and provide a latched version of the FAULTn inputs. In this mode, the register bits are cleared by writing a 1 to a set bit. The FAULTn inputs are recorded after their sense is adjusted in the generator.

The contents of this register can only be written if the fault source extensions are enabled (the FLTSRC bit in the **PWMnCTL** register is set).

PWM0 Fault Status 0 (PWM0FLTSTAT0)

Base 0x4002.8000 Offset 0x804

Type -, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|--------|---|
| 31:4 | reserved | RO | 0x0000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 3 | FAULT3 | - | 0 | Fault Input 3 |

If the **PWMnCTL** register LATCH bit is clear, this bit is RO and represents the current state of the <code>FAULT3</code> input signal after the logic sense adjustment.

If the **PWMnCTL** register LATCH bit is set, this bit is R/W1C and represents a sticky version of the FAULT3 input signal after the logic sense adjustment.

- If FAULT3 is set, the input transitioned to the active state previously.
- If FAULT3 is clear, the input has not transitioned to the active state since the last time it was cleared.
- The FAULT3 bit is cleared by writing it with the value 1.

| Bit/Field | Name | Туре | Reset | Description |
|-----------|--------|------|-------|---|
| 2 | FAULT2 | - | 0 | Fault Input 2 |
| | | | | If the PWMnCTL register LATCH bit is clear, this bit is RO and represents the current state of the FAULT2 input signal after the logic sense adjustment. |
| | | | | If the PWMnCTL register LATCH bit is set, this bit is R/W1C and represents a sticky version of the FAULT2 input signal after the logic sense adjustment. |
| | | | | ■ If FAULT2 is set, the input transitioned to the active state previously. |
| | | | | If FAULT2 is clear, the input has not transitioned to the active state since the last time it was cleared. |
| | | | | ■ The FAULT2 bit is cleared by writing it with the value 1. |
| 1 | FAULT1 | - | 0 | Fault Input 1 |
| | | | | If the PWMnCTL register LATCH bit is clear, this bit is RO and represents the current state of the FAULT1 input signal after the logic sense adjustment. |
| | | | | If the PWMnCTL register LATCH bit is set, this bit is R/W1C and represents a sticky version of the FAULT1 input signal after the logic sense adjustment. |
| | | | | ■ If FAULT1 is set, the input transitioned to the active state previously. |
| | | | | If FAULT1 is clear, the input has not transitioned to the active state since the last time it was cleared. |
| | | | | ■ The FAULT1 bit is cleared by writing it with the value 1. |
| 0 | FAULT0 | - | 0 | Fault Input 0 |
| | | | | If the PWMnCTL register LATCH bit is clear, this bit is RO and represents the current state of the FAULT0 input signal after the logic sense adjustment. |
| | | | | If the PWMnCTL register LATCH bit is set, this bit is R/W1C and represents a sticky version of the FAULT0 input signal after the logic sense adjustment. |
| | | | | If FAULT0 is set, the input transitioned to the active state previously. |
| | | | | If FAULT0 is clear, the input has not transitioned to the active state since the last time it was cleared. |
| | | | | ■ The FAULT0 bit is cleared by writing it with the value 1. |

October 10, 2009 907

Register 67: PWM0 Fault Status 1 (PWM0FLTSTAT1), offset 0x808 Register 68: PWM1 Fault Status 1 (PWM1FLTSTAT1), offset 0x888 Register 69: PWM2 Fault Status 1 (PWM2FLTSTAT1), offset 0x908

Along with the **PWMnFLTSTAT0** register, this register provides status regarding the fault condition inputs.


If the LATCH bit in the PWMnCTL register is clear, the contents of the PWMnFLTSTAT1 register are read-only (RO) and provide the current state of the digital comparator triggers.

If the LATCH bit in the PWMnCTL register is set, the contents of the PWMnFLTSTAT1 register are read / write 1 to clear (R/W1C) and provide a latched version of the digital comparator triggers. In this mode, the register bits are cleared by writing a 1 to a set bit. The contents of this register can only be written if the fault source extensions are enabled (the FLTSRC bit in the **PWMnCTL** register is set).

PWM0 Fault Status 1 (PWM0FLTSTAT1)

Base 0x4002.8000 Offset 0x808

Type -, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-----------|---|
| 31:8 | reserved | RO | 0x0000.00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7 | DCMP7 | - | 0 | Digital Comparator 7 Trigger |

Digital Comparator 7 Trigger

If the PWMnCTL register LATCH bit is clear, this bit represents the current state of the Digital Comparator 7 trigger input.

If the PWMnCTL register LATCH bit is set, this bit represents a sticky version of the trigger.

- If $\mathtt{DCMP7}$ is set, the trigger transitioned to the active state previously.
- If DCMP7 is clear, the trigger has not transitioned to the active state since the last time it was cleared.
- The DCMP7 bit is cleared by writing it with the value 1.

| Bit/Field | Name | Туре | Reset | Description |
|-----------|-------|------|-------|---|
| 6 | DCMP6 | - | 0 | Digital Comparator 6 Trigger |
| | | | | If the PWMnCTL register LATCH bit is clear, this bit represents the current state of the Digital Comparator 6 trigger input. |
| | | | | If the PWMnCTL register LATCH bit is set, this bit represents a sticky version of the trigger. |
| | | | | ■ If DCMP6 is set, the trigger transitioned to the active state previously. |
| | | | | If DCMP6 is clear, the trigger has not transitioned to the active state since the last time it was cleared. |
| | | | | ■ The DCMP6 bit is cleared by writing it with the value 1. |
| 5 | DCMP5 | - | 0 | Digital Comparator 5 Trigger |
| | | | | If the PWMnCTL register LATCH bit is clear, this bit represents the current state of the Digital Comparator 5 trigger input. |
| | | | | If the PWMnCTL register LATCH bit is set, this bit represents a sticky version of the trigger. |
| | | | | ■ If DCMP5 is set, the trigger transitioned to the active state previously. |
| | | | | If DCMP5 is clear, the trigger has not transitioned to the active state since the last time it was cleared. |
| | | | | ■ The DCMP5 bit is cleared by writing it with the value 1. |
| 4 | DCMP4 | - | 0 | Digital Comparator 4 Trigger |
| | | | | If the PWMnCTL register LATCH bit is clear, this bit represents the current state of the Digital Comparator 4 trigger input. |
| | | | | If the $\mbox{{\bf PWMnCTL}}$ register $\mbox{{\tt LATCH}}$ bit is set, this bit represents a sticky version of the trigger. |
| | | | | ■ If DCMP4 is set, the trigger transitioned to the active state previously. |
| | | | | ■ If DCMP4 is clear, the trigger has not transitioned to the active state since the last time it was cleared. |
| | | | | ■ The DCMP4 bit is cleared by writing it with the value 1. |
| 3 | DCMP3 | - | 0 | Digital Comparator 3 Trigger |
| | | | | If the PWMnCTL register LATCH bit is clear, this bit represents the current state of the Digital Comparator 3 trigger input. |
| | | | | If the $\mbox{\bf PWMnCTL}$ register $\mbox{\tt LATCH}$ bit is set, this bit represents a sticky version of the trigger. |
| | | | | ■ If DCMP3 is set, the trigger transitioned to the active state previously. |
| | | | | If DCMP3 is clear, the trigger has not transitioned to the active state since the last time it was cleared. |
| | | | | ■ The DCMP3 bit is cleared by writing it with the value 1. |

| Bit/Field | Name | Туре | Reset | Description |
|-----------|-------|------|-------|---|
| 2 | DCMP2 | - | 0 | Digital Comparator 2 Trigger |
| | | | | If the PWMnCTL register LATCH bit is clear, this bit represents the current state of the Digital Comparator 2 trigger input. |
| | | | | If the $\mbox{{\tt PWMnCTL}}$ register LATCH bit is set, this bit represents a sticky version of the trigger. |
| | | | | ■ If DCMP2 is set, the trigger transitioned to the active state previously. |
| | | | | ■ If DCMP2 is clear, the trigger has not transitioned to the active state since the last time it was cleared. |
| | | | | ■ The DCMP2 bit is cleared by writing it with the value 1. |
| 1 | DCMP1 | - | 0 | Digital Comparator 1 Trigger |
| | | | | If the PWMnCTL register LATCH bit is clear, this bit represents the current state of the Digital Comparator 1 trigger input. |
| | | | | If the $\mbox{{\tt PWMnCTL}}$ register LATCH bit is set, this bit represents a sticky version of the trigger. |
| | | | | ■ If DCMP1 is set, the trigger transitioned to the active state previously. |
| | | | | If DCMP1 is clear, the trigger has not transitioned to the active state since the last time it was cleared. |
| | | | | ■ The DCMP1 bit is cleared by writing it with the value 1. |
| 0 | DCMP0 | - | 0 | Digital Comparator 0 Trigger |
| | | | | If the PWMnCTL register LATCH bit is clear, this bit represents the current state of the Digital Comparator 0 trigger input. |
| | | | | If the $\mbox{\bf PWMnCTL}$ register LATCH bit is set, this bit represents a sticky version of the trigger. |
| | | | | ■ If DCMP0 is set, the trigger transitioned to the active state previously. |
| | | | | ■ If DCMP0 is clear, the trigger has not transitioned to the active state since the last time it was cleared. |
| | | | | ■ The DCMP0 bit is cleared by writing it with the value 1. |

21 Quadrature Encoder Interface (QEI)

A quadrature encoder, also known as a 2-channel incremental encoder, converts linear displacement into a pulse signal. By monitoring both the number of pulses and the relative phase of the two signals, you can track the position, direction of rotation, and speed. In addition, a third channel, or index signal, can be used to reset the position counter.

The Stellaris[®] quadrature encoder interface (QEI) module interprets the code produced by a quadrature encoder wheel to integrate position over time and determine direction of rotation. In addition, it can capture a running estimate of the velocity of the encoder wheel.

The Stellaris[®] LM3S5P56 microcontroller includes one QEI module with the following features:

- Position integrator that tracks the encoder position
- Programmable noise filter on the inputs
- Velocity capture using built-in timer
- Interrupt generation on:
 - Index pulse
 - Velocity-timer expiration
 - Direction change
 - Quadrature error detection

21.1 Block Diagram

Figure 21-1 on page 912 provides a block diagram of a Stellaris[®] QEI module.




Figure 21-1. QEI Block Diagram

21.2 Signal Description

Table 21-1 on page 912 lists the external signals of the QEI module and describes the function of each. The QEI signals are alternate functions for some GPIO signals and default to be GPIO signals at reset. The column in the table below titled "Pin Mux/Pin Assignment" lists the possible GPIO pin placements for these QEI signals. The AFSEL bit in the **GPIO Alternate Function Select** (**GPIOAFSEL**) register (page 330) should be set to choose the QEI function. The number in parentheses is the encoding that must be programmed into the PMCn field in the **GPIO Port Control** (**GPIOPCTL**) register (page 347) to assign the QEI signal to the specified GPIO port pin. For more information on configuring GPIOs, see "General-Purpose Input/Outputs (GPIOs)" on page 308.

Table 21-1. Signals for QEI

| Pin Name | Pin Number | Pin Mux / Pin Assignment | Pin Type | Buffer Type ^a | Description |
|----------|----------------------|--|----------|--------------------------|-----------------------|
| IDX0 | 47 56 58 61 | PB2 (2) PB6 (5) PB4 (6) PD0 (3) | I | TTL | QEI module 0 index. |
| PhA0 | 2 11 62 | PE2 (4) PC4 (2) PD1 (3) | I | TTL | QEI module 0 phase A. |
| PhB0 | 1 15 16 | PE3 (4) PC6 (2) PC7 (2) | I | TTL | QEI module 0 phase B. |

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

21.3 Functional Description

The QEI module interprets the two-bit gray code produced by a quadrature encoder wheel to integrate position over time and determine direction of rotation. In addition, it can capture a running estimate of the velocity of the encoder wheel.

The position integrator and velocity capture can be independently enabled, though the position integrator must be enabled before the velocity capture can be enabled. The two phase signals, PhA and PhB, can be swapped before being interpreted by the QEI module to change the meaning of forward and backward and to correct for miswiring of the system. Alternatively, the phase signals can be interpreted as a clock and direction signal as output by some encoders.

The QEI module input signals have a digital noise filter on them that can be enabled to prevent spurious operation. The noise filter requires that the inputs be stable for 3 consecutive clock cycles before updating the edge detector. The filter is enabled by the FILTEN bit in the **QEI Control** (**QEICTL**) register. The frequency of the input update is programmable using the FILTCNT bit field in the **QEICTL** register.

The QEI module supports two modes of signal operation: quadrature phase mode and clock/direction mode. In quadrature phase mode, the encoder produces two clocks that are 90 degrees out of phase; the edge relationship is used to determine the direction of rotation. In clock/direction mode, the encoder produces a clock signal to indicate steps and a direction signal to indicate the direction of rotation. This mode is determined by the SIGMODE bit of the **QEICTL** register (see page 917).

When the QEI module is set to use the quadrature phase mode (SIGMODE bit is clear), the capture mode for the position integrator can be set to update the position counter on every edge of the PhA signal or to update on every edge of both PhA and PhB. Updating the position counter on every PhA and PhB edge provides more positional resolution at the cost of less range in the positional counter.

When edges on PhA lead edges on PhB, the position counter is incremented. When edges on PhB lead edges on PhA, the position counter is decremented. When a rising and falling edge pair is seen on one of the phases without any edges on the other, the direction of rotation has changed.

The positional counter is automatically reset on one of two conditions: sensing the index pulse or reaching the maximum position value. The reset mode is determined by the RESMODE bit of the **QEICTL** register.


When RESMODE is set, the positional counter is reset when the index pulse is sensed. This mode limits the positional counter to the values [0:N-1], where N is the number of phase edges in a full revolution of the encoder wheel. The **QEI Maximum Position (QEIMAXPOS)** register must be programmed with N-1 so that the reverse direction from position 0 can move the position counter to N-1. In this mode, the position register contains the absolute position of the encoder relative to the index (or home) position once an index pulse has been seen.

When RESMODE is clear, the positional counter is constrained to the range [0:M], where M is the programmable maximum value. The index pulse is ignored by the positional counter in this mode.

Velocity capture uses a configurable timer and a count register. The timer counts the number of phase edges (using the same configuration as for the position integrator) in a given time period. The edge count from the previous time period is available to the controller via the **QEI Velocity** (**QEISPEED**) register, while the edge count for the current time period is being accumulated in the **QEI Velocity Counter** (**QEICOUNT**) register. As soon as the current time period is complete, the total number of edges counted in that time period is made available in the **QEISPEED** register (overwriting the previous value), the **QEICOUNT** register is cleared, and counting commences on a new time period. The number of edges counted in a given time period is directly proportional to the velocity of the encoder.

Figure 21-2 on page 914 shows how the Stellaris[®] quadrature encoder converts the phase input signals into clock pulses, the direction signal, and how the velocity predivider operates (in Divide by 4 mode).

Figure 21-2. Quadrature Encoder and Velocity Predivider Operation



The period of the timer is configurable by specifying the load value for the timer in the **QEI Timer Load (QEILOAD)** register. When the timer reaches zero, an interrupt can be triggered, and the hardware reloads the timer with the **QEILOAD** value and continues to count down. At lower encoder speeds, a longer timer period is required to be able to capture enough edges to have a meaningful result. At higher encoder speeds, both a shorter timer period and/or the velocity predivider can be used.

The following equation converts the velocity counter value into an rpm value:

```
rpm = (clock * (2 ^ VELDIV) * SPEED * 60) ÷ (LOAD * ppr * edges)
```

where:

clock is the controller clock rate

ppr is the number of pulses per revolution of the physical encoder

edges is 2 or 4, based on the capture mode set in the QEICTL register (2 for CAPMODE clear and 4 for CAPMODE set)

For example, consider a motor running at 600 rpm. A 2048 pulse per revolution quadrature encoder is attached to the motor, producing 8192 phase edges per revolution. With a velocity predivider of ÷1 (VELDIV is clear) and clocking on both PhA and PhB edges, this results in 81,920 pulses per second (the motor turns 10 times per second). If the timer were clocked at 10,000 Hz, and the load value was 2,500 (¼ of a second), it would count 20,480 pulses per update. Using the above equation:

```
rpm = (10000 * 1 * 20480 * 60) \div (2500 * 2048 * 4) = 600 rpm
```

Now, consider that the motor is sped up to 3000 rpm. This results in 409,600 pulses per second, or 102,400 every $\frac{1}{4}$ of a second. Again, the above equation gives:

```
rpm = (10000 * 1 * 102400 * 60) \div (2500 * 2048 * 4) = 3000 rpm
```

Care must be taken when evaluating this equation because intermediate values may exceed the capacity of a 32-bit integer. In the above examples, the clock is 10,000 and the divider is 2,500; both could be predivided by 100 (at compile time if they are constants) and therefore be 100 and 25. In fact, if they were compile-time constants, they could also be reduced to a simple multiply by 4, cancelled by the ÷4 for the edge-count factor.

Important: Reducing constant factors at compile time is the best way to control the intermediate values of this equation and reduce the processing requirement of computing this equation.

The division can be avoided by selecting a timer load value such that the divisor is a power of 2; a simple shift can therefore be done in place of the division. For encoders with a power of 2 pulses per revolution, the load value can be a power of 2. For other encoders, a load value must be selected such that the product is very close to a power of 2. For example, a 100 pulse-per-revolution encoder could use a load value of 82, resulting in 32,800 as the divisor, which is 0.09% above 2¹⁴. In this case a shift by 15 would be an adequate approximation of the divide in most cases. If absolute accuracy were required, the microcontroller's divide instruction could be used.

The QEI module can produce a controller interrupt on several events: phase error, direction change, reception of the index pulse, and expiration of the velocity timer. Standard masking, raw interrupt status, interrupt status, and interrupt clear capabilities are provided.

21.4 Initialization and Configuration

The following example shows how to configure the Quadrature Encoder module to read back an absolute position:

- 1. Enable the QEI clock by writing a value of 0x0000.0100 to the **RCGC1** register in the System Control module (see page 169).
- 2. Enable the clock to the appropriate GPIO module via the RCGC2 register in the System Control module (see page 178).
- 3. In the GPIO module, enable the appropriate pins for their alternate function using the **GPIOAFSEL** register. To determine which GPIOs to configure, see Table 23-4 on page 947.
- **4.** Configure the PMCn fields in the **GPIOPCTL** register to assign the QEI signals to the appropriate pins (see page 347 and Table 23-5 on page 952).
- 5. Configure the quadrature encoder to capture edges on both signals and maintain an absolute position by resetting on index pulses. A 1000-line encoder with four edges per line, results in 4000 pulses per revolution; therefore, set the maximum position to 3999 (0xF9F) as the count is zero-based.
 - Write the **QEICTL** register with the value of 0x0000.0018.
 - Write the **QEIMAXPOS** register with the value of 0x0000.0F9F.
- 6. Enable the quadrature encoder by setting bit 0 of the QEICTL register.
- 7. Delay until the encoder position is required.
- 8. Read the encoder position by reading the **QEI Position (QEIPOS)** register value.

21.5 Register Map

Table 21-2 on page 916 lists the QEI registers. The offset listed is a hexadecimal increment to the register's address, relative to the module's base address:

QEI0: 0x4002.C000

Note that the QEI module clock must be enabled before the registers can be programmed (see page 169).

Table 21-2. QEI Register Map

| Offset | Name | Type | Reset | Description | See page |
|--------|-----------|-------|-------------|--------------------------------|-------------|
| 0x000 | QEICTL | R/W | 0x0000.0000 | QEI Control | 917 |
| 0x004 | QEISTAT | RO | 0x0000.0000 | QEI Status | 920 |
| 800x0 | QEIPOS | R/W | 0x0000.0000 | QEI Position | 921 |
| 0x00C | QEIMAXPOS | R/W | 0x0000.0000 | QEI Maximum Position | 922 |
| 0x010 | QEILOAD | R/W | 0x0000.0000 | QEI Timer Load | 923 |
| 0x014 | QEITIME | RO | 0x0000.0000 | QEI Timer | 924 |
| 0x018 | QEICOUNT | RO | 0x0000.0000 | QEI Velocity Counter | 925 |
| 0x01C | QEISPEED | RO | 0x0000.0000 | QEI Velocity | 926 |
| 0x020 | QEIINTEN | R/W | 0x0000.0000 | QEI Interrupt Enable | 927 |
| 0x024 | QEIRIS | RO | 0x0000.0000 | QEI Raw Interrupt Status | 929 |
| 0x028 | QEIISC | R/W1C | 0x0000.0000 | QEI Interrupt Status and Clear | 931 |

21.6 Register Descriptions


The remainder of this section lists and describes the QEI registers, in numerical order by address offset.

Register 1: QEI Control (QEICTL), offset 0x000

This register contains the configuration of the QEI module. Separate enables are provided for the quadrature encoder and the velocity capture blocks; the quadrature encoder must be enabled in order to capture the velocity, but the velocity does not need to be captured in applications that do not need it. The phase signal interpretation, phase swap, Position Update mode, Position Reset mode, and velocity predivider are all set via this register.

QEI Control (QEICTL)

QEI0 base: 0x4002.C000 Offset 0x000 Type R/W, reset 0x0000.0000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 31:20 | reserved | RO | 0x000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 19:16 | FILTCNT | R/W | 0x0 | Input Filter Prescale Count |
| | | | | This field controls the frequency of the input update. |
| 15:14 | reserved | RO | 0x0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 13 | FILTEN | R/W | 0 | Enable Input Filter |
| | | | | Value Description |
| | | | | 0 The QEI inputs are not filtered. |
| | | | | Enables the digital noise filter on the QEI input signals. Inputs must be stable for 3 consecutive clock edges before the edge detector is updated. |
| 12 | STALLEN | R/W | 0 | Stall QEI |

Value Description

- The QEI module does not stall when the microcontroller is stopped by a debugger.
- The QEI module stalls when the microcontroller is stopped by a debugger.

| Bit/Field | Name | Туре | Reset | Description |
|-----------|---------|------|-------|--|
| 11 | INVI | R/W | 0 | Invert Index Pulse |
| | | | | Value Description 0 No effect. 1 Inverts the IDX input. |
| 10 | INVB | R/W | 0 | Invert PhB |
| | | | | Value Description |
| | | | | 0 No effect. |
| | | | | 1 Inverts the PhB input. |
| 9 | INVA | R/W | 0 | Invert PhA |
| | | | | Value Description |
| | | | | 0 No effect. |
| | | | | 1 Inverts the PhA input. |
| 8:6 | VELDIV | R/W | 0x0 | Predivide Velocity |
| | | | | This field defines the predivider of the input quadrature pulses before being applied to the QEICOUNT accumulator. |
| | | | | Value Predivider |
| | | | | 0x0 ÷1 |
| | | | | 0x1 ÷2 |
| | | | | 0x2 ÷4 |
| | | | | 0x3 ÷8 |
| | | | | 0x4 ÷16 |
| | | | | 0x5 ÷32 |
| | | | | 0x6 ÷64 |
| | | | | 0x7 ÷128 |
| 5 | VELEN | R/W | 0 | Capture Velocity |
| | | | | Value Description |
| | | | | 0 No effect. |
| | | | | 1 Enables capture of the velocity of the quadrature encoder. |
| 4 | RESMODE | R/W | 0 | Reset Mode |
| | | | | Value Description |
| | | | | O The position counter is reset when it reaches the maximum as defined by the MAXPOS field in the QEIMAXPOS register. |
| | | | | 1 The position counter is reset when the index pulse is captured. |

| Bit/Field | Name | Туре | Reset | Description |
|-----------|---------|------|-------|--|
| 3 | CAPMODE | R/W | 0 | Capture Mode |
| | | | | Value Description |
| | | | | 0 Only the PhA edges are counted. |
| | | | | 1 The PhA and PhB edges are counted, providing twice the positional resolution but half the range. |
| 2 | SIGMODE | R/W | 0 | Signal Mode |
| | | | | Value Description |
| | | | | 0 The PhA and PhB signals operate as quadrature phase signals. |
| | | | | 1 The PhA and PhB signals operate as clock and direction. |
| 1 | SWAP | R/W | 0 | Swap Signals |
| | | | | Value Description |
| | | | | 0 No effect. |
| | | | | 1 Swaps the PhA and PhB signals. |
| 0 | ENABLE | R/W | 0 | Enable QEI |
| | | | | Value Description |
| | | | | 0 No effect. |
| | | | | 1 Enables the quadrature encoder module. |

Register 2: QEI Status (QEISTAT), offset 0x004


This register provides status about the operation of the QEI module.

QEI Status (QEISTAT)

QEI0 base: 0x4002.C000

Offset 0x004

Type RO, reset 0x0000.0000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|-----------|------|------------|---|
| 31:2 | reserved | RO | 0x0000.000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 1 | DIRECTION | RO | 0 | Direction of Rotation Indicates the direction the encoder is rotating. Value Description The encoder is rotating forward. The encoder is rotating in reverse. |
| 0 | ERROR | RO | 0 | Error Detected |


Value Description

0 No error

An error was detected in the gray code sequence (that is, both signals changing at the same time).

Register 3: QEI Position (QEIPOS), offset 0x008

This register contains the current value of the position integrator. The value is updated by the status of the QEI phase inputs and can be set to a specific value by writing to it.



Bit/Field Name Type Reset Description

31:0 POSITION R/W 0x0000.0000 Current Position Integrator Value

The current value of the position integrator.

Register 4: QEI Maximum Position (QEIMAXPOS), offset 0x00C

This register contains the maximum value of the position integrator. When moving forward, the position register resets to zero when it increments past this value. When moving in reverse, the position register resets to this value when it decrements from zero.

QEI Maximum Position (QEIMAXPOS)


MAXPOS

R/W

QEI0 base: 0x4002.C000

31:0

Offset 0x00C Type R/W, reset 0x0000.0000



0x0000.0000 Maximum Position Integrator Value

The maximum value of the position integrator.


Register 5: QEI Timer Load (QEILOAD), offset 0x010

This register contains the load value for the velocity timer. Because this value is loaded into the timer on the clock cycle after the timer is zero, this value should be one less than the number of clocks in the desired period. So, for example, to have 2000 decimal clocks per timer period, this register should contain 1999 decimal.

QEI Timer Load (QEILOAD)

QEI0 base: 0x4002.C000


Offset 0x010
Type R/W, reset 0x0000.0000



The load value for the velocity timer.

Register 6: QEI Timer (QEITIME), offset 0x014

This register contains the current value of the velocity timer. This counter does not increment when the VELEN bit in the QEICTL register is clear.



The current value of the velocity timer.

Register 7: QEI Velocity Counter (QEICOUNT), offset 0x018


This register contains the running count of velocity pulses for the current time period. Because this count is a running total, the time period to which it applies cannot be known with precision (that is, a read of this register does not necessarily correspond to the time returned by the **QEITIME** register because there is a small window of time between the two reads, during which either value may have changed). The **QEISPED** register should be used to determine the actual encoder velocity; this register is provided for information purposes only. This counter does not increment when the VELEN bit in the **QEICTL** register is clear.

QEI Velocity Counter (QEICOUNT) QEI0 base: 0x4002.C000 Offset 0x018 Type RO, reset 0x0000.0000 31 28 16 COUNT Туре RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 13 12 11 10 9 COUNT RΩ RΩ RΩ RO Type RΩ RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit/Field Name Туре Reset Description 31:0 COUNT RO 0x0000.0000 Velocity Pulse Count

The running total of encoder pulses during this velocity timer period.

Register 8: QEI Velocity (QEISPEED), offset 0x01C

This register contains the most recently measured velocity of the quadrature encoder. This value corresponds to the number of velocity pulses counted in the previous velocity timer period. This register does not update when the VELEN bit in the **QEICTL** register is clear.




Type RO, reset 0x0000.0000

31:0

SPEED

RO



0x0000.0000 Velocity

The measured speed of the quadrature encoder in pulses per period.

Register 9: QEI Interrupt Enable (QEIINTEN), offset 0x020


This register contains enables for each of the QEI module interrupts. An interrupt is asserted to the interrupt controller if the corresponding bit in this register is set.

QEI Interrupt Enable (QEIINTEN)

Namo

QEI0 base: 0x4002.C000 Offset 0x020 Type R/W, reset 0x0000.0000

Dit/Eiold



Description

Dooot

| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|------------|---|
| 31:4 | reserved | RO | 0x0000.000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 3 | INTERROR | R/W | 0 | Phase Error Interrupt Enable |
| | | | | Value Description |
| | | | | An interrupt is sent to the interrupt controller when the INTERROR bit in the QEIRIS register is set. |
| | | | | O The INTERROR interrupt is suppressed and not sent to the interrupt controller. |
| 2 | INTDIR | R/W | 0 | Direction Change Interrupt Enable |
| | | | | Value Description |
| | | | | An interrupt is sent to the interrupt controller when the INTDIR bit in the QEIRIS register is set. |
| | | | | O The INTDIR interrupt is suppressed and not sent to the interrupt controller. |
| 1 | INTTIMER | R/W | 0 | Timer Expires Interrupt Enable |

Value Description

- 1 An interrupt is sent to the interrupt controller when the INTTIMER bit in the **QEIRIS** register is set.
- 0 The ${\tt INTTIMER}$ interrupt is suppressed and not sent to the interrupt controller.

| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|--|
| 0 | INTINDEX | R/W | 0 | Index Pulse Detected Interrupt Enable |
| | | | | Value Description |
| | | | | An interrupt is sent to the interrupt controller when the INTINDEX bit in the QEIRIS register is set. |
| | | | | O The INTINDEX interrupt is suppressed and not sent to the interrupt controller. |

Register 10: QEI Raw Interrupt Status (QEIRIS), offset 0x024


This register provides the current set of interrupt sources that are asserted, regardless of whether they cause an interrupt to be asserted to the controller (configured through the **QEIINTEN** register). If a bit is set, the latched event has occurred; if a bit is clear, the event in question has not occurred.

QEI Raw Interrupt Status (QEIRIS)

QEI0 base: 0x4002.C000

Offset 0x024

Type RO, reset 0x0000.0000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|------------|---|
| 31:4 | reserved | RO | 0x0000.000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 3 | INTERROR | RO | 0 | Phase Error Detected |
| 2 | INTDIR | RO | 0 | Value Description A phase error has been detected. An interrupt has not occurred. This bit is cleared by writing a 1 to the INTERROR bit in the QEIISC register. Direction Change Detected Value Description The rotation direction has changed An interrupt has not occurred. |
| | | | | This bit is cleared by writing a 1 to the INTDIR bit in the QEIISC register. |
| 1 | INTTIMER | RO | 0 | Velocity Timer Expired |
| | | | | Value Description |

Value Description

- The velocity timer has expired.
- 0 An interrupt has not occurred.

This bit is cleared by writing a 1 to the ${\tt INTTIMER}$ bit in the **QEIISC** register.

| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|--|
| 0 | INTINDEX | RO | 0 | Index Pulse Asserted |
| | | | | Value Description 1 The index pulse has occurred. 0 An interrupt has not occurred. This bit is cleared by writing a 1 to the INTINDEX bit in the QEIISC |
| | | | | register. |

Register 11: QEI Interrupt Status and Clear (QEIISC), offset 0x028

This register provides the current set of interrupt sources that are asserted to the controller. If a bit is set, the latched event has occurred and is enabled to generate an interrupt; if a bit is clear the event in question has not occurred or is not enabled to generate an interrupt. This register is R/W1C; writing a 1 to a bit position clears the bit and the corresponding interrupt reason.

QEI Interrupt Status and Clear (QEIISC)


Name

QEI0 base: 0x4002.C000

Offset 0x028

Bit/Field

Type R/W1C, reset 0x0000.0000



| 2.0 | | .,,,, | | 2000.1610 |
|------|----------|-------|------------|---|
| 31:4 | reserved | RO | 0x0000.000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 3 | INTERROR | R/W1C | 0 | Phase Error Interrupt |
| | | | | VI B : C |

0

Description

Value Description

- 1 The INTERROR bits in the QEIRIS register and the QEIINTEN registers are set, providing an interrupt to the interrupt controller.
 - No interrupt has occurred or the interrupt is masked.

This bit is cleared by writing a 1. Clearing this bit also clears the INTERROR bit in the **QEIRIS** register.

2 INTDIR R/W1C 0 Direction Change Interrupt

Type

Reset

Value Description

- 1 The INTDIR bits in the QEIRIS register and the QEIINTEN registers are set, providing an interrupt to the interrupt controller.
- 0 No interrupt has occurred or the interrupt is masked.

This bit is cleared by writing a 1. Clearing this bit also clears the ${\tt INTDIR}$ bit in the **QEIRIS** register.

1 INTTIMER R/W1C 0 Velocity Timer Expired Interrupt

Value Description

- 1 The INTTIMER bits in the QEIRIS register and the QEIINTEN registers are set, providing an interrupt to the interrupt controller.
- 0 No interrupt has occurred or the interrupt is masked.

This bit is cleared by writing a 1. Clearing this bit also clears the ${\tt INTTIMER}$ bit in the **QEIRIS** register.


| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|-------|-------|--|
| 0 | INTINDEX | R/W1C | 0 | Index Pulse Interrupt |
| | | | | Value Description |
| | | | | The INTINDEX bits in the QEIRIS register and the QEIINTEN registers are set, providing an interrupt to the interrupt controller. |
| | | | | 0 No interrupt has occurred or the interrupt is masked. |
| | | | | This bit is cleared by writing a 1. Clearing this bit also clears the INTINDEX bit in the QEIRIS register. |

22 Pin Diagram

The LM3S5P56 microcontroller pin diagram is shown below.

Each GPIO signal is identified by its GPIO port unless it defaults to an alternate function on reset. In this case, the GPIO port name is followed by the default alternate function. To see a complete list of possible functions for each pin, see Table 23-5 on page 952.

Figure 22-1. 64-Pin LQFP Package Pin Diagram



23 Signal Tables

The following tables list the signals available for each pin. Signals are configured as GPIOs on reset, except for those noted below. Use the **GPIOAMSEL** register (see page 346) to select analog mode. For a GPIO pin to be used for an alternate digital function, the corresponding bit in the **GPIOAFSEL** register (see page 330) must be set. Further pin muxing options are provided through the PMCx bit field in the **GPIOPCTL** register (see page 347), which selects one of several available peripheral functions for that GPIO.

Important: All GPIO pins are configured as GPIOs by default with the exception of the pins shown in the table below. A Power-On-Reset (POR) or asserting RST puts the pins back to their default state.

| GPIO Pin | Default State | GPIOAFSEL Bit | GPIOPCTL PMCx Bit Field |
|----------|-------------------|---------------|-------------------------|
| PA[1:0] | UART0 | 1 | 0x1 |
| PA[5:2] | SSI0 | 1 | 0x1 |
| PB[3:2] | I ² C0 | 1 | 0x1 |
| PC[3:0] | JTAG/SWD | 1 | 0x3 |

Table 23-1. GPIO Pins With Default Alternate Functions

Table 23-2 on page 935 shows the pin-to-signal-name mapping, including functional characteristics of the signals. Each possible alternate analog and digital function is listed for each pin.

Table 23-3 on page 941 lists the signals in alphabetical order by signal name. If it is possible for a signal to be on multiple pins, each possible pin assignment is listed. The "Pin Mux" column indicates the GPIO and the encoding needed in the PMCx bit field in the **GPIOPCTL** register.

Table 23-4 on page 947 groups the signals by functionality, except for GPIOs. If it is possible for a signal to be on multiple pins, each possible pin assignment is listed.

Table 23-5 on page 952 lists the GPIO pins and their analog and digital alternate functions. The AINx and VREFA analog signals are not 5-V tolerant and go through an isolation circuit before reaching their circuitry. These signals are configured by clearing the corresponding DEN bit in the **GPIO Digital Enable (GPIODEN)** register and setting the corresponding AMSEL bit in the **GPIO Analog Mode Select (GPIOAMSEL)** register. Other analog signals are 5-V tolerant and are connected directly to their circuitry (C0-, C0+, C1-, C1+, USB0VBUS, USB0ID). These signals are configured by clearing the DEN bit in the **GPIO Digital Enable (GPIODEN)** register. The digital signals are enabled by setting the appropriate bit in the **GPIO Alternate Function Select (GPIOAFSEL)** and **GPIODEN** registers and configuring the PMCx bit field in the **GPIO Port Control (GPIOPCTL)** register to the numeric enoding shown in the table below. Table entries that are shaded gray are the default values for the corresponding GPIO pin.

Table 23-2. Signals by Pin Number

| Pin Number | Pin Name | Pin Type | Buffer Type ^a | Description |
|------------|----------|----------|--------------------------|--|
| 1 | PE3 | I/O | TTL | GPIO port E bit 3. |
| | AIN0 | ı | Analog | Analog-to-digital converter input 0. |
| | CCP1 | I/O | TTL | Capture/Compare/PWM 1. |
| | SSI1Tx | 0 | TTL | SSI module 1 transmit. |
| | PhB0 | ı | TTL | QEI module 0 phase B. |
| | CCP7 | I/O | TTL | Capture/Compare/PWM 7. |
| 2 | PE2 | I/O | TTL | GPIO port E bit 2. |
| | AIN1 | ı | Analog | Analog-to-digital converter input 1. |
| | CCP4 | I/O | TTL | Capture/Compare/PWM 4. |
| | SSI1Rx | ı | TTL | SSI module 1 receive. |
| | PhA0 | ı | TTL | QEI module 0 phase A. |
| | CCP2 | I/O | TTL | Capture/Compare/PWM 2. |
| 3 | VDDA | - | Power | The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions. |
| 4 | GNDA | - | Power | The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions. |
| 5 | PE1 | I/O | TTL | GPIO port E bit 1. |
| | PWM5 | 0 | TTL | PWM 5. |
| | SSI1Fss | I/O | TTL | SSI module 1 frame. |
| | Fault0 | I | TTL | PWM Fault 0. |
| | CCP2 | I/O | TTL | Capture/Compare/PWM 2. |
| | CCP6 | I/O | TTL | Capture/Compare/PWM 6. |
| | AIN2 | ı | Analog | Analog-to-digital converter input 2. |
| 6 | PE0 | I/O | TTL | GPIO port E bit 0. |
| | PWM4 | 0 | TTL | PWM 4. |
| | SSI1Clk | I/O | TTL | SSI module 1 clock. |
| | CCP3 | I/O | TTL | Capture/Compare/PWM 3. |
| | USB0PFLT | I | TTL | Optionally used in Host mode by an external power source to indicate an error state by that power source. |
| | AIN3 | ı | Analog | Analog-to-digital converter input 3. |
| 7 | LDO | - | Power | Low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 μ F or greater. When the on-chip LDO is used to provide power to the logic, the LDO pin must also be connected to the VDDC pins at the board level in addition to the decoupling capacitor(s). |
| 8 | PE4 | I/O | TTL | GPIO port E bit 4. |
| | CCP3 | I/O | TTL | Capture/Compare/PWM 3. |
| | Fault0 | I | TTL | PWM Fault 0. |
| | U2Tx | 0 | TTL | UART module 2 transmit. When in IrDA mode, this signal has IrDA modulation. |
| | CCP2 | I/O | TTL | Capture/Compare/PWM 2. |

Table 23-2. Signals by Pin Number (continued)

| Pin Number | Pin Name | Pin Type | Buffer Type ^a | Description |
|------------|----------|----------|--------------------------|---|
| 9 | VDD25 | ERR: | ERR: | Positive supply for most of the logic function, including the processor core and most peripherals. |
| 10 | GND | - | Power | Ground reference for logic and I/O pins. |
| 11 | PC4 | I/O | TTL | GPIO port C bit 4. |
| | CCP5 | I/O | TTL | Capture/Compare/PWM 5. |
| | PhA0 | I | TTL | QEI module 0 phase A. |
| | CCP2 | I/O | TTL | Capture/Compare/PWM 2. |
| | CCP4 | I/O | TTL | Capture/Compare/PWM 4. |
| | CCP1 | I/O | TTL | Capture/Compare/PWM 1. |
| 12 | VDD | - | Power | Positive supply for I/O and some logic. |
| 13 | GND | - | Power | Ground reference for logic and I/O pins. |
| 14 | PC5 | I/O | TTL | GPIO port C bit 5. |
| | C1+ | I | Analog | Analog comparator 1 positive input. |
| | CCP1 | I/O | TTL | Capture/Compare/PWM 1. |
| | Clo | 0 | TTL | Analog comparator 1 output. |
| | C0o | 0 | TTL | Analog comparator 0 output. |
| | Fault2 | I | TTL | PWM Fault 2. |
| | CCP3 | I/O | TTL | Capture/Compare/PWM 3. |
| | USB0EPEN | 0 | TTL | Optionally used in Host mode to control an external power source to supply power to the USB bus. |
| 15 | PC6 | I/O | TTL | GPIO port C bit 6. |
| | CCP3 | I/O | TTL | Capture/Compare/PWM 3. |
| | PhB0 | Į | TTL | QEI module 0 phase B. |
| | UlRx | I | TTL | UART module 1 receive. When in IrDA mode, this signal has IrDA modulation. |
| | CCP0 | I/O | TTL | Capture/Compare/PWM 0. |
| | USB0PFLT | I | TTL | Optionally used in Host mode by an external power source to indicate an error state by that power source. |
| 16 | PC7 | I/O | TTL | GPIO port C bit 7. |
| | CCP4 | I/O | TTL | Capture/Compare/PWM 4. |
| | PhB0 | I | TTL | QEI module 0 phase B. |
| | CCP0 | I/O | TTL | Capture/Compare/PWM 0. |
| | UlTx | 0 | TTL | UART module 1 transmit. When in IrDA mode, this signal has IrDA modulation. |
| | USB0PFLT | I | TTL | Optionally used in Host mode by an external power source to indicate an error state by that power source. |
| | Clo | 0 | TTL | Analog comparator 1 output. |
| 17 | PA0 | I/O | TTL | GPIO port A bit 0. |
| | U0Rx | I | TTL | UART module 0 receive. When in IrDA mode, this signal has IrDA modulation. |
| | I2C1SCL | I/O | OD | I ² C module 1 clock. |
| | U1Rx | I | TTL | UART module 1 receive. When in IrDA mode, this signal has IrDA modulation. |

Table 23-2. Signals by Pin Number (continued)

| Pin Number | Pin Name | Pin Type | Buffer Type ^a | Description |
|------------|----------|----------|--------------------------|---|
| 18 | PA1 | I/O | TTL | GPIO port A bit 1. |
| | UOTx | 0 | TTL | UART module 0 transmit. When in IrDA mode, this signal has IrDA modulation. |
| | I2C1SDA | I/O | OD | I ² C module 1 data. |
| | UlTx | 0 | TTL | UART module 1 transmit. When in IrDA mode, this signal has IrDA modulation. |
| 19 | PA2 | I/O | TTL | GPIO port A bit 2. |
| | SSI0Clk | I/O | TTL | SSI module 0 clock. |
| | PWM4 | 0 | TTL | PWM 4. |
| 20 | PA3 | I/O | TTL | GPIO port A bit 3. |
| | SSI0Fss | I/O | TTL | SSI module 0 frame. |
| | PWM5 | 0 | TTL | PWM 5. |
| 21 | PA4 | I/O | TTL | GPIO port A bit 4. |
| | SSI0Rx | I | TTL | SSI module 0 receive. |
| | CAN0Rx | I | TTL | CAN module 0 receive. |
| 22 | PA5 | I/O | TTL | GPIO port A bit 5. |
| | SSI0Tx | 0 | TTL | SSI module 0 transmit. |
| | CAN0Tx | 0 | TTL | CAN module 0 transmit. |
| 23 | VDD25 | ERR: | ERR: | Positive supply for most of the logic function, including the processor core and most peripherals. |
| 24 | GND | - | Power | Ground reference for logic and I/O pins. |
| 25 | PA6 | I/O | TTL | GPIO port A bit 6. |
| | I2C1SCL | I/O | OD | I ² C module 1 clock. |
| | CCP1 | I/O | TTL | Capture/Compare/PWM 1. |
| | PWM0 | 0 | TTL | PWM 0. |
| | PWM4 | 0 | TTL | PWM 4. |
| | CAN0Rx | I | TTL | CAN module 0 receive. |
| | USB0EPEN | 0 | TTL | Optionally used in Host mode to control an external power source to supply power to the USB bus. |
| 26 | PA7 | I/O | TTL | GPIO port A bit 7. |
| | I2C1SDA | I/O | OD | I ² C module 1 data. |
| | CCP4 | I/O | TTL | Capture/Compare/PWM 4. |
| | PWM1 | 0 | TTL | PWM 1. |
| | РWМ5 | 0 | TTL | PWM 5. |
| | CAN0Tx | 0 | TTL | CAN module 0 transmit. |
| | CCP3 | I/O | TTL | Capture/Compare/PWM 3. |
| | USB0PFLT | I | TTL | Optionally used in Host mode by an external power source to indicate an error state by that power source. |

Table 23-2. Signals by Pin Number (continued)

| Pin Number | Pin Name | Pin Type | Buffer Type ^a | Description |
|------------|----------|----------|--------------------------|---|
| 27 | PB3 | I/O | TTL | GPIO port B bit 3. |
| | I2C0SDA | I/O | OD | I ² C module 0 data. |
| | Fault0 | I | TTL | PWM Fault 0. |
| | Fault3 | ı | TTL | PWM Fault 3. |
| | USB0PFLT | 1 | TTL | Optionally used in Host mode by an external power source to indicate an error state by that power source. |
| 28 | VDD | - | Power | Positive supply for I/O and some logic. |
| 29 | GND | - | Power | Ground reference for logic and I/O pins. |
| 30 | osc0 | I | Analog | Main oscillator crystal input or an external clock reference input. |
| 31 | OSC1 | 0 | Analog | Main oscillator crystal output. |
| 32 | WAKE | I | TTL | An external input that brings the processor out of Hibernate mode when asserted. |
| 33 | HIB | 0 | OD | An open-drain output that indicates the processor is in Hibernate mode. |
| 34 | xosc0 | I | Analog | Hibernation module oscillator crystal input or an external clock reference input. Note that this is either a 4.194304-MHz crystal or a 32.768-kHz oscillator for the Hibernation module RTC. See the CLKSEL bit in the HIBCTL register. |
| 35 | XOSC1 | 0 | Analog | Hibernation module oscillator crystal output. |
| 36 | GND | - | Power | Ground reference for logic and I/O pins. |
| 37 | VBAT | - | Power | Power source for the Hibernation module. It is normally connected to the positive terminal of a battery and serves as the battery backup/Hibernation module power-source supply. |
| 38 | VDD25 | ERR: | ERR: | Positive supply for most of the logic function, including the processor core and most peripherals. |
| 39 | GND | - | Power | Ground reference for logic and I/O pins. |
| 40 | RST | I | TTL | System reset input. |
| 41 | PB0 | I/O | TTL | GPIO port B bit 0. |
| | CCP0 | I/O | TTL | Capture/Compare/PWM 0. |
| | PWM2 | 0 | TTL | PWM 2. |
| | U1Rx | I | TTL | UART module 1 receive. When in IrDA mode, this signal has IrDA modulation. |
| | USB0ID | I | Analog | This signal senses the state of the USB ID signal. The USB PHY enables an integrated pull-up, and an external element (USB connector) indicates the initial state of the USB controller (pulled down is the A side of the cable and pulled up is the B side). |
| 42 | PB1 | I/O | TTL | GPIO port B bit 1. |
| | CCP2 | I/O | TTL | Capture/Compare/PWM 2. |
| | PWM3 | 0 | TTL | PWM 3. |
| | CCP1 | I/O | TTL | Capture/Compare/PWM 1. |
| | UlTx | 0 | TTL | UART module 1 transmit. When in IrDA mode, this signal has IrDA modulation. |
| | USB0VBUS | I/O | Analog | This signal is used during the session request protocol. This signal allows the USB PHY to both sense the voltage level of VBUS, and pull up VBUS momentarily during VBUS pulsing. |
| 43 | VDD | - | Power | Positive supply for I/O and some logic. |

Table 23-2. Signals by Pin Number (continued)

| Pin Number | Pin Name | Pin Type | Buffer Type ^a | Description |
|------------|-----------|----------|--------------------------|--|
| 44 | GND | - | Power | Ground reference for logic and I/O pins. |
| 45 | USB0DM | I/O | Analog | Bidirectional differential data pin (D- per USB specification). |
| 46 | USB0DP | I/O | Analog | Bidirectional differential data pin (D+ per USB specification). |
| 47 | PB2 | I/O | TTL | GPIO port B bit 2. |
| | I2C0SCL | I/O | OD | I ² C module 0 clock. |
| | IDX0 | I. | TTL | QEI module 0 index. |
| | CCP3 | I/O | TTL | Capture/Compare/PWM 3. |
| | CCP0 | I/O | TTL | Capture/Compare/PWM 0. |
| | USB0EPEN | 0 | TTL | Optionally used in Host mode to control an external power source to supply power to the USB bus. |
| 48 | USB0RBIAS | 0 | Analog | 9.1-k Ω resistor (1% precision) used internally for USB analog circuitry. |
| 49 | PC3 | I/O | TTL | GPIO port C bit 3. |
| | TDO | 0 | TTL | JTAG TDO and SWO. |
| | SWO | 0 | TTL | JTAG TDO and SWO. |
| 50 | PC2 | I/O | TTL | GPIO port C bit 2. |
| | TDI | I | TTL | JTAG TDI. |
| 51 | PC1 | I/O | TTL | GPIO port C bit 1. |
| | TMS | I | TTL | JTAG TMS and SWDIO. |
| | SWDIO | I/O | TTL | JTAG TMS and SWDIO. |
| 52 | PC0 | I/O | TTL | GPIO port C bit 0. |
| | TCK | Į. | TTL | JTAG/SWD CLK. |
| | SWCLK | I | TTL | JTAG/SWD CLK. |
| 53 | GND | - | Power | Ground reference for logic and I/O pins. |
| 54 | VDD25 | ERR: | ERR: | Positive supply for most of the logic function, including the processor core and most peripherals. |
| 55 | PB7 | I/O | TTL | GPIO port B bit 7. |
| | NMI | I | TTL | Non-maskable interrupt. |
| 56 | PB6 | I/O | TTL | GPIO port B bit 6. |
| | VREFA | ı | Analog | This input provides a reference voltage used to specify the input voltage at which the ADC converts to a maximum value. In other words, the voltage that is applied to VREFA is the voltage with which an AINn signal is converted to 1023. The VREFA input is limited to the range specified in Table 25-2 on page 954. |
| | C0+ | 1 | Analog | Analog comparator 0 positive input. |
| | CCP1 | I/O | TTL | Capture/Compare/PWM 1. |
| | CCP7 | I/O | TTL | Capture/Compare/PWM 7. |
| | C0o | 0 | TTL | Analog comparator 0 output. |
| | Fault1 | 1 | TTL | PWM Fault 1. |
| | IDX0 | 1 | TTL | QEI module 0 index. |
| | CCP5 | I/O | TTL | Capture/Compare/PWM 5. |

Table 23-2. Signals by Pin Number (continued)

| Pin Number | Pin Name | Pin Type | Buffer Type ^a | Description |
|------------|----------|----------|--------------------------|---|
| 57 | PB5 | I/O | TTL | GPIO port B bit 5. |
| | C1- | I | Analog | Analog comparator 1 negative input. |
| | C0o | 0 | TTL | Analog comparator 0 output. |
| Γ | CCP5 | I/O | TTL | Capture/Compare/PWM 5. |
| | CCP6 | I/O | TTL | Capture/Compare/PWM 6. |
| | CCP0 | I/O | TTL | Capture/Compare/PWM 0. |
| | CAN0Tx | 0 | TTL | CAN module 0 transmit. |
| Γ | CCP2 | I/O | TTL | Capture/Compare/PWM 2. |
| | UlTx | 0 | TTL | UART module 1 transmit. When in IrDA mode, this signal has IrDA modulation. |
| 58 | PB4 | I/O | TTL | GPIO port B bit 4. |
| | C0- | I | Analog | Analog comparator 0 negative input. |
| | U2Rx | I | TTL | UART module 2 receive. When in IrDA mode, this signal has IrDA modulation. |
| Γ | CAN0Rx | I | TTL | CAN module 0 receive. |
| | IDX0 | I | TTL | QEI module 0 index. |
| | U1Rx | I | TTL | UART module 1 receive. When in IrDA mode, this signal has IrDA modulation. |
| 59 | VDD | - | Power | Positive supply for I/O and some logic. |
| 60 | GND | - | Power | Ground reference for logic and I/O pins. |
| 61 | PD0 | I/O | TTL | GPIO port D bit 0. |
| Γ | AIN7 | I | Analog | Analog-to-digital converter input 7. |
| | DMM0 | 0 | TTL | PWM 0. |
| Γ | CAN0Rx | I | TTL | CAN module 0 receive. |
| | IDX0 | I | TTL | QEI module 0 index. |
| | U2Rx | I | TTL | UART module 2 receive. When in IrDA mode, this signal has IrDA modulation. |
| | U1Rx | I | TTL | UART module 1 receive. When in IrDA mode, this signal has IrDA modulation. |
| | CCP6 | I/O | TTL | Capture/Compare/PWM 6. |
| 62 | PD1 | I/O | TTL | GPIO port D bit 1. |
| | AIN6 | I | Analog | Analog-to-digital converter input 6. |
| | PWM1 | 0 | TTL | PWM 1. |
| | CAN0Tx | 0 | TTL | CAN module 0 transmit. |
| | PhA0 | I | TTL | QEI module 0 phase A. |
| | U2Tx | 0 | TTL | UART module 2 transmit. When in IrDA mode, this signal has IrDA modulation. |
| | UlTx | 0 | TTL | UART module 1 transmit. When in IrDA mode, this signal has IrDA modulation. |
| | CCP7 | I/O | TTL | Capture/Compare/PWM 7. |
| | CCP2 | I/O | TTL | Capture/Compare/PWM 2. |

Table 23-2. Signals by Pin Number (continued)

| Pin Number | Pin Name | Pin Type | Buffer Type ^a | Description |
|------------|----------|----------|--------------------------|---|
| 63 | PD2 | I/O | TTL | GPIO port D bit 2. |
| | AIN5 | I | Analog | Analog-to-digital converter input 5. |
| | U1Rx | I | TTL | UART module 1 receive. When in IrDA mode, this signal has IrDA modulation. |
| | CCP6 | I/O | TTL | Capture/Compare/PWM 6. |
| | PWM2 | 0 | TTL | PWM 2. |
| | CCP5 | I/O | TTL | Capture/Compare/PWM 5. |
| 64 | PD3 | I/O | TTL | GPIO port D bit 3. |
| | AIN4 | I | Analog | Analog-to-digital converter input 4. |
| | U1Tx | 0 | TTL | UART module 1 transmit. When in IrDA mode, this signal has IrDA modulation. |
| | CCP7 | I/O | TTL | Capture/Compare/PWM 7. |
| | PWM3 | 0 | TTL | PWM 3. |
| | CCP0 | I/O | TTL | Capture/Compare/PWM 0. |

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

Table 23-3. Signals by Signal Name

| Pin Name | Pin Number | Pin Mux / Pin Assignment | Pin Type | Buffer Type ^a | Description |
|----------|----------------------|--|----------|--------------------------|--------------------------------------|
| AIN0 | 1 | PE3 | I | Analog | Analog-to-digital converter input 0. |
| AIN1 | 2 | PE2 | I | Analog | Analog-to-digital converter input 1. |
| AIN2 | 5 | PE1 | I | Analog | Analog-to-digital converter input 2. |
| AIN3 | 6 | PE0 | I | Analog | Analog-to-digital converter input 3. |
| AIN4 | 64 | PD3 | I | Analog | Analog-to-digital converter input 4. |
| AIN5 | 63 | PD2 | I | Analog | Analog-to-digital converter input 5. |
| AIN6 | 62 | PD1 | I | Analog | Analog-to-digital converter input 6. |
| AIN7 | 61 | PD0 | I | Analog | Analog-to-digital converter input 7. |
| C0+ | 56 | PB6 | I | Analog | Analog comparator 0 positive input. |
| C0- | 58 | PB4 | I | Analog | Analog comparator 0 negative input. |
| C0o | 14 56 57 | PC5 (3) PB6 (3) PB5 (1) | 0 | TTL | Analog comparator 0 output. |
| C1+ | 14 | PC5 | I | Analog | Analog comparator 1 positive input. |
| C1- | 57 | PB5 | I | Analog | Analog comparator 1 negative input. |
| C1o | 14 16 | PC5 (2) PC7 (7) | 0 | TTL | Analog comparator 1 output. |
| CAN0Rx | 21 25 58 61 | PA4 (5) PA6 (6) PB4 (5) PD0 (2) | I | TTL | CAN module 0 receive. |
| CAN0Tx | 22 26 57 62 | PA5 (5) PA7 (6) PB5 (5) PD1 (2) | 0 | TTL | CAN module 0 transmit. |

Table 23-3. Signals by Signal Name (continued)

| Pin Name | Pin Number | Pin Mux / Pin Assignment | Pin Type | Buffer Type ^a | Description |
|----------|-------------------------------------|--|----------|--------------------------|------------------------|
| CCP0 | 15 16 41 47 57 64 | PC6 (6) PC7 (4) PB0 (1) PB2 (5) PB5 (4) PD3 (4) | I/O | TTL | Capture/Compare/PWM 0. |
| CCP1 | 1 11 14 25 42 56 | PE3 (1) PC4 (9) PC5 (1) PA6 (2) PB1 (4) PB6 (1) | I/O | TTL | Capture/Compare/PWM 1. |
| CCP2 | 2 5 8 11 42 57 62 | PE2 (5) PE1 (4) PE4 (6) PC4 (5) PB1 (1) PB5 (6) PD1 (10) | I/O | TTL | Capture/Compare/PWM 2. |
| CCP3 | 6 8 14 15 26 47 | PE0 (3) PE4 (1) PC5 (5) PC6 (1) PA7 (7) PB2 (4) | I/O | TTL | Capture/Compare/PWM 3. |
| CCP4 | 2 11 16 26 | PE2 (1) PC4 (6) PC7 (1) PA7 (2) | I/O | TTL | Capture/Compare/PWM 4. |
| CCP5 | 11 56 57 63 | PC4 (1) PB6 (6) PB5 (2) PD2 (4) | I/O | TTL | Capture/Compare/PWM 5. |
| CCP6 | 5 57 61 63 | PE1 (5) PB5 (3) PD0 (6) PD2 (2) | I/O | TTL | Capture/Compare/PWM 6. |
| CCP7 | 1 56 62 64 | PE3 (5) PB6 (2) PD1 (6) PD3 (2) | I/O | TTL | Capture/Compare/PWM 7. |
| Fault0 | 5 8 27 | PE1 (3) PE4 (4) PB3 (2) | I | TTL | PWM Fault 0. |
| Fault1 | 56 | PB6 (4) | I | TTL | PWM Fault 1. |
| Fault2 | 14 | PC5 (4) | I | TTL | PWM Fault 2. |
| Fault3 | 27 | PB3 (4) | 1 | TTL | PWM Fault 3. |

Table 23-3. Signals by Signal Name (continued)

| Pin Name | Pin Number | Pin Mux / Pin Assignment | Pin Type | Buffer Type ^a | Description |
|----------|--|--|----------|--------------------------|--|
| GND | 10 13 24 29 36 39 44 53 60 | fixed | - | Power | Ground reference for logic and I/O pins. |
| GNDA | 4 | fixed | - | Power | The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions. |
| HIB | 33 | fixed | 0 | OD | An open-drain output that indicates the processor is in Hibernate mode. |
| I2C0SCL | 47 | PB2 (1) | I/O | OD | I ² C module 0 clock. |
| I2C0SDA | 27 | PB3 (1) | I/O | OD | I ² C module 0 data. |
| I2C1SCL | 17 25 | PA0 (8) PA6 (1) | I/O | OD | I ² C module 1 clock. |
| I2C1SDA | 18 26 | PA1 (8) PA7 (1) | I/O | OD | I ² C module 1 data. |
| IDX0 | 47 56 58 61 | PB2 (2) PB6 (5) PB4 (6) PD0 (3) | I | TTL | QEI module 0 index. |
| LDO | 7 | fixed | - | Power | Low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 μF or greater. When the on-chip LDO is used to provide power to the logic, the LDO pin must also be connected to the VDDC pins at the board level in addition to the decoupling capacitor(s). |
| NMI | 55 | PB7 (4) | I | TTL | Non-maskable interrupt. |
| osc0 | 30 | fixed | I | Analog | Main oscillator crystal input or an external clock reference input. |
| OSC1 | 31 | fixed | 0 | Analog | Main oscillator crystal output. |
| PA0 | 17 | - | I/O | TTL | GPIO port A bit 0. |
| PA1 | 18 | - | I/O | TTL | GPIO port A bit 1. |
| PA2 | 19 | - | I/O | TTL | GPIO port A bit 2. |
| PA3 | 20 | - | I/O | TTL | GPIO port A bit 3. |
| PA4 | 21 | - | I/O | TTL | GPIO port A bit 4. |
| PA5 | 22 | - | I/O | TTL | GPIO port A bit 5. |
| PA6 | 25 | - | I/O | TTL | GPIO port A bit 6. |
| PA7 | 26 | - | I/O | TTL | GPIO port A bit 7. |
| PB0 | 41 | - | I/O | TTL | GPIO port B bit 0. |
| PB1 | 42 | - | I/O | TTL | GPIO port B bit 1. |
| PB2 | 47 | - | I/O | TTL | GPIO port B bit 2. |
| PB3 | 27 | - | I/O | TTL | GPIO port B bit 3. |
| PB4 | 58 | - | I/O | TTL | GPIO port B bit 4. |

Table 23-3. Signals by Signal Name (continued)

| Pin Name | Pin Number | Pin Mux / Pin Assignment | Pin Type | Buffer Type ^a | Description |
|----------|---------------|-------------------------------|----------|--------------------------|-----------------------|
| PB5 | 57 | - | I/O | TTL | GPIO port B bit 5. |
| PB6 | 56 | - | I/O | TTL | GPIO port B bit 6. |
| PB7 | 55 | - | I/O | TTL | GPIO port B bit 7. |
| PC0 | 52 | - | I/O | TTL | GPIO port C bit 0. |
| PC1 | 51 | - | I/O | TTL | GPIO port C bit 1. |
| PC2 | 50 | - | I/O | TTL | GPIO port C bit 2. |
| PC3 | 49 | - | I/O | TTL | GPIO port C bit 3. |
| PC4 | 11 | - | I/O | TTL | GPIO port C bit 4. |
| PC5 | 14 | - | I/O | TTL | GPIO port C bit 5. |
| PC6 | 15 | - | I/O | TTL | GPIO port C bit 6. |
| PC7 | 16 | - | I/O | TTL | GPIO port C bit 7. |
| PD0 | 61 | - | I/O | TTL | GPIO port D bit 0. |
| PD1 | 62 | - | I/O | TTL | GPIO port D bit 1. |
| PD2 | 63 | - | I/O | TTL | GPIO port D bit 2. |
| PD3 | 64 | - | I/O | TTL | GPIO port D bit 3. |
| PE0 | 6 | - | I/O | TTL | GPIO port E bit 0. |
| PE1 | 5 | - | I/O | TTL | GPIO port E bit 1. |
| PE2 | 2 | - | I/O | TTL | GPIO port E bit 2. |
| PE3 | 1 | - | I/O | TTL | GPIO port E bit 3. |
| PE4 | 8 | - | I/O | TTL | GPIO port E bit 4. |
| PhA0 | 2 11 62 | PE2 (4) PC4 (2) PD1 (3) | I | TTL | QEI module 0 phase A. |
| PhB0 | 1 15 16 | PE3 (4) PC6 (2) PC7 (2) | I | TTL | QEI module 0 phase B. |
| PWM0 | 25 61 | PA6 (4) PD0 (1) | 0 | TTL | PWM 0. |
| PWM1 | 26 62 | PA7 (4) PD1 (1) | 0 | TTL | PWM 1. |
| PWM2 | 41 63 | PB0 (2) PD2 (3) | 0 | TTL | PWM 2. |
| PWM3 | 42 64 | PB1 (2) PD3 (3) | 0 | TTL | PWM 3. |
| PWM4 | 6 19 25 | PE0 (1) PA2 (4) PA6 (5) | 0 | TTL | PWM 4. |
| PWM5 | 5 20 26 | PE1 (1) PA3 (4) PA7 (5) | 0 | TTL | PWM 5. |
| RST | 40 | fixed | 1 | TTL | System reset input. |
| SSIOClk | 19 | PA2 (1) | I/O | TTL | SSI module 0 clock. |
| SSIOFss | 20 | PA3 (1) | I/O | TTL | SSI module 0 frame. |
| SSI0Rx | 21 | PA4 (1) | I | TTL | SSI module 0 receive. |

Table 23-3. Signals by Signal Name (continued)

| Pin Name | Pin Number | Pin Mux / Pin Assignment | Pin Type | Buffer Type ^a | Description |
|----------|----------------------------------|--|----------|--------------------------|---|
| SSIOTX | 22 | PA5 (1) | 0 | TTL | SSI module 0 transmit. |
| SSI1Clk | 6 | PE0 (2) | I/O | TTL | SSI module 1 clock. |
| SSI1Fss | 5 | PE1 (2) | I/O | TTL | SSI module 1 frame. |
| SSI1Rx | 2 | PE2 (2) | I | TTL | SSI module 1 receive. |
| SSI1Tx | 1 | PE3 (2) | 0 | TTL | SSI module 1 transmit. |
| SWCLK | 52 | PC0 (3) | I | TTL | JTAG/SWD CLK. |
| SWDIO | 51 | PC1 (3) | I/O | TTL | JTAG TMS and SWDIO. |
| SWO | 49 | PC3 (3) | 0 | TTL | JTAG TDO and SWO. |
| TCK | 52 | PC0 (3) | [| TTL | JTAG/SWD CLK. |
| TDI | 50 | PC2 (3) | 1 | TTL | JTAG TDI. |
| TDO | 49 | PC3 (3) | 0 | TTL | JTAG TDO and SWO. |
| TMS | 51 | PC1 (3) | I | TTL | JTAG TMS and SWDIO. |
| UORx | 17 | PA0 (1) | I | TTL | UART module 0 receive. When in IrDA mode, this signal has IrDA modulation. |
| UOTx | 18 | PA1 (1) | 0 | TTL | UART module 0 transmit. When in IrDA mode, this signal has IrDA modulation. |
| U1Rx | 15 17 41 58 61 63 | PC6 (5) PA0 (9) PB0 (5) PB4 (7) PD0 (5) PD2 (1) | I | TTL | UART module 1 receive. When in IrDA mode, this signal has IrDA modulation. |
| UlTx | 16 18 42 57 62 64 | PC7 (5) PA1 (9) PB1 (5) PB5 (7) PD1 (5) PD3 (1) | 0 | TTL | UART module 1 transmit. When in IrDA mode, this signal has IrDA modulation. |
| U2Rx | 58 61 | PB4 (4) PD0 (4) | I | TTL | UART module 2 receive. When in IrDA mode, this signal has IrDA modulation. |
| U2Tx | 8 62 | PE4 (5) PD1 (4) | 0 | TTL | UART module 2 transmit. When in IrDA mode, this signal has IrDA modulation. |
| USB0DM | 45 | fixed | I/O | Analog | Bidirectional differential data pin (D- per USB specification). |
| USB0DP | 46 | fixed | I/O | Analog | Bidirectional differential data pin (D+ per USB specification). |
| USB0EPEN | 14 25 47 | PC5 (6) PA6 (8) PB2 (8) | 0 | TTL | Optionally used in Host mode to control an external power source to supply power to the USB bus. |
| USB0ID | 41 | PB0 | I | Analog | This signal senses the state of the USB ID signal. The USB PHY enables an integrated pull-up, and an external element (USB connector) indicates the initial state of the USB controller (pulled down is the A side of the cable and pulled up is the B side). |
| USB0PFLT | 6 15 16 26 27 | PE0 (9) PC6 (7) PC7 (6) PA7 (8) PB3 (8) | ı | TTL | Optionally used in Host mode by an external power source to indicate an error state by that power source. |

Table 23-3. Signals by Signal Name (continued)

| Pin Name | Pin Number | Pin Mux / Pin Assignment | Pin Type | Buffer Type ^a | Description |
|-----------|----------------------|-----------------------------|----------|--------------------------|--|
| USB0RBIAS | 48 | fixed | 0 | Analog | 9.1-k Ω resistor (1% precision) used internally for USB analog circuitry. |
| USB0VBUS | 42 | PB1 | I/O | Analog | This signal is used during the session request protocol. This signal allows the USB PHY to both sense the voltage level of VBUS, and pull up VBUS momentarily during VBUS pulsing. |
| VBAT | 37 | fixed | - | Power | Power source for the Hibernation module. It is normally connected to the positive terminal of a battery and serves as the battery backup/Hibernation module power-source supply. |
| VDD | 12 28 43 59 | fixed | - | Power | Positive supply for I/O and some logic. |
| VDD25 | 9 23 38 54 | fixed | ERR: | ERR: | Positive supply for most of the logic function, including the processor core and most peripherals. |
| VDDA | 3 | fixed | - | Power | The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions. |
| VREFA | 56 | PB6 | I | Analog | This input provides a reference voltage used to specify the input voltage at which the ADC converts to a maximum value. In other words, the voltage that is applied to VREFA is the voltage with which an AINn signal is converted to 1023. The VREFA input is limited to the range specified in Table 25-2 on page 954. |
| WAKE | 32 | fixed | I | TTL | An external input that brings the processor out of Hibernate mode when asserted. |
| XOSC0 | 34 | fixed | I | Analog | Hibernation module oscillator crystal input or an external clock reference input. Note that this is either a 4.194304-MHz crystal or a 32.768-kHz oscillator for the Hibernation module RTC. See the CLKSEL bit in the HIBCTL register. |
| XOSC1 | 35 | fixed | 0 | Analog | Hibernation module oscillator crystal output. |

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

Table 23-4. Signals by Function, Except for GPIO

| Function | Pin Name | Pin Number | Pin Type | Buffer Type ^a | Description |
|----------------------------|----------|----------------------|----------|--------------------------|--|
| ADC | AIN0 | 1 | I | Analog | Analog-to-digital converter input 0. |
| | AIN1 | 2 | I | Analog | Analog-to-digital converter input 1. |
| | AIN2 | 5 | I | Analog | Analog-to-digital converter input 2. |
| | AIN3 | 6 | I | Analog | Analog-to-digital converter input 3. |
| | AIN4 | 64 | I | Analog | Analog-to-digital converter input 4. |
| | AIN5 | 63 | I | Analog | Analog-to-digital converter input 5. |
| | AIN6 | 62 | I | Analog | Analog-to-digital converter input 6. |
| | AIN7 | 61 | I | Analog | Analog-to-digital converter input 7. |
| | VREFA | 56 | I | Analog | This input provides a reference voltage used to specify the input voltage at which the ADC converts to a maximum value. In other words, the voltage that is applied to VREFA is the voltage with which an AINn signal is converted to 1023. The VREFA input is limited to the range specified in Table 25-2 on page 954. |
| Analog Comparators | C0+ | 56 | I | Analog | Analog comparator 0 positive input. |
| | C0- | 58 | I | Analog | Analog comparator 0 negative input. |
| | C0o | 14 56 57 | 0 | TTL | Analog comparator 0 output. |
| | C1+ | 14 | I | Analog | Analog comparator 1 positive input. |
| | C1- | 57 | I | Analog | Analog comparator 1 negative input. |
| | C10 | 14 16 | 0 | TTL | Analog comparator 1 output. |
| Controller Area Network | CAN0Rx | 21 25 58 61 | I | TTL | CAN module 0 receive. |
| | CANOTX | 22 26 57 62 | O | TTL | CAN module 0 transmit. |

Table 23-4. Signals by Function, Except for GPIO (continued)

| Function | Pin Name | Pin Number | Pin Type | Buffer Type ^a | Description |
|---------------------------|----------|-------------------------------------|----------|--------------------------|------------------------|
| General-Purpose Timers | CCP0 | 15 16 41 47 57 64 | I/O | TTL | Capture/Compare/PWM 0. |
| | CCP1 | 1 11 14 25 42 56 | I/O | TTL | Capture/Compare/PWM 1. |
| | CCP2 | 2 5 8 11 42 57 62 | I/O | TTL | Capture/Compare/PWM 2. |
| | CCP3 | 6 8 14 15 26 47 | I/O | TTL | Capture/Compare/PWM 3. |
| | CCP4 | 2 11 16 26 | I/O | TTL | Capture/Compare/PWM 4. |
| | CCP5 | 11 56 57 63 | I/O | TTL | Capture/Compare/PWM 5. |
| | CCP6 | 5 57 61 63 | I/O | TTL | Capture/Compare/PWM 6. |
| | CCP7 | 1 56 62 64 | I/O | TTL | Capture/Compare/PWM 7. |

Table 23-4. Signals by Function, Except for GPIO (continued)

| Function | Pin Name | Pin Number | Pin Type | Buffer Type ^a | Description |
|--------------|----------|---------------|----------|--------------------------|--|
| Hibernate | HIB | 33 | 0 | OD | An open-drain output that indicates the processor is in Hibernate mode. |
| | VBAT | 37 | - | Power | Power source for the Hibernation module. It is normally connected to the positive terminal of a battery and serves as the battery backup/Hibernation module power-source supply. |
| | WAKE | 32 | I | TTL | An external input that brings the processor out of Hibernate mode when asserted. |
| | XOSC0 | 34 | I | Analog | Hibernation module oscillator crystal input or an external clock reference input. Note that this is either a 4.194304-MHz crystal or a 32.768-kHz oscillator for the Hibernation module RTC. See the CLKSEL bit in the HIBCTL register. |
| | xosc1 | 35 | 0 | Analog | Hibernation module oscillator crystal output. |
| I2C | I2C0SCL | 47 | I/O | OD | I ² C module 0 clock. |
| | I2C0SDA | 27 | I/O | OD | I ² C module 0 data. |
| | I2C1SCL | 17 25 | I/O | OD | I ² C module 1 clock. |
| | I2C1SDA | 18 26 | I/O | OD | I ² C module 1 data. |
| JTAG/SWD/SWO | SWCLK | 52 | I | TTL | JTAG/SWD CLK. |
| | SWDIO | 51 | I/O | TTL | JTAG TMS and SWDIO. |
| | SWO | 49 | 0 | TTL | JTAG TDO and SWO. |
| | TCK | 52 | I | TTL | JTAG/SWD CLK. |
| | TDI | 50 | I | TTL | JTAG TDI. |
| | TDO | 49 | 0 | TTL | JTAG TDO and SWO. |
| | TMS | 51 | I | TTL | JTAG TMS and SWDIO. |
| PWM | Fault0 | 5 8 27 | I | TTL | PWM Fault 0. |
| | Fault1 | 56 | I | TTL | PWM Fault 1. |
| | Fault2 | 14 | I | TTL | PWM Fault 2. |
| | Fault3 | 27 | I | TTL | PWM Fault 3. |
| | PWM0 | 25 61 | 0 | TTL | PWM 0. |
| | PWM1 | 26 62 | 0 | TTL | PWM 1. |
| | PWM2 | 41 63 | 0 | TTL | PWM 2. |
| | PWM3 | 42 64 | 0 | TTL | PWM 3. |
| | рwм4 | 6 19 25 | 0 | TTL | PWM 4. |
| | PWM5 | 5 20 26 | 0 | TTL | PWM 5. |

Table 23-4. Signals by Function, Except for GPIO (continued)

| Function | Pin Name | Pin Number | Pin Type | Buffer Type ^a | Description |
|----------|----------|--|----------|--------------------------|--|
| Power | GND | 10 13 24 29 36 39 44 53 60 | - | Power | Ground reference for logic and I/O pins. |
| | GNDA | 4 | - | Power | The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions. |
| | LDO | 7 | - | Power | Low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 μ F or greater. When the on-chip LDO is used to provide power to the logic, the LDO pin must also be connected to the VDDC pins at the board level in addition to the decoupling capacitor(s). |
| | VDD | 12 28 43 59 | - | Power | Positive supply for I/O and some logic. |
| | VDD25 | 9 23 38 54 | ERR: | ERR: | Positive supply for most of the logic function, including the processor core and most peripherals. |
| | VDDA | 3 | - | Power | The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions. |
| QEI | IDX0 | 47 56 58 61 | I | TTL | QEI module 0 index. |
| | PhA0 | 2 11 62 | I | TTL | QEI module 0 phase A. |
| | PhB0 | 1 15 16 | I | TTL | QEI module 0 phase B. |
| SSI | SSI0Clk | 19 | I/O | TTL | SSI module 0 clock. |
| | SSI0Fss | 20 | I/O | TTL | SSI module 0 frame. |
| | SSIORx | 21 | ı | TTL | SSI module 0 receive. |
| | SSIOTx | 22 | 0 | TTL | SSI module 0 transmit. |
| | SSI1Clk | 6 | I/O | TTL | SSI module 1 clock. |
| | SSI1Fss | 5 | I/O | TTL | SSI module 1 frame. |
| | SSI1Rx | 2 | ı | TTL | SSI module 1 receive. |
| | SSI1Tx | 1 | 0 | TTL | SSI module 1 transmit. |

Table 23-4. Signals by Function, Except for GPIO (continued)

| Function | Pin Name | Pin Number | Pin Type | Buffer Type ^a | Description |
|------------------|-----------|----------------------------------|----------|--------------------------|---|
| System Control & | NMI | 55 | I | TTL | Non-maskable interrupt. |
| Clocks | osc0 | 30 | I | Analog | Main oscillator crystal input or an external clock reference input. |
| | osc1 | 31 | 0 | Analog | Main oscillator crystal output. |
| | RST | 40 | I | TTL | System reset input. |
| UART | U0Rx | 17 | I | TTL | UART module 0 receive. When in IrDA mode, this signal has IrDA modulation. |
| | UOTx | 18 | 0 | TTL | UART module 0 transmit. When in IrDA mode, this signal has IrDA modulation. |
| | U1Rx | 15 17 41 58 61 63 | I | TTL | UART module 1 receive. When in IrDA mode, this signal has IrDA modulation. |
| | UlTx | 16 18 42 57 62 64 | 0 | TTL | UART module 1 transmit. When in IrDA mode, this signal has IrDA modulation. |
| | U2Rx | 58 61 | I | TTL | UART module 2 receive. When in IrDA mode, this signal has IrDA modulation. |
| | U2Tx | 8 62 | 0 | TTL | UART module 2 transmit. When in IrDA mode, this signal has IrDA modulation. |
| USB | USB0DM | 45 | I/O | Analog | Bidirectional differential data pin (D- per USB specification). |
| | USB0DP | 46 | I/O | Analog | Bidirectional differential data pin (D+ per USB specification). |
| | USB0EPEN | 14 25 47 | 0 | TTL | Optionally used in Host mode to control an external power source to supply power to the USB bus. |
| | USB0ID | 41 | I | Analog | This signal senses the state of the USB ID signal. The USB PHY enables an integrated pull-up, and an external element (USB connector) indicates the initial state of the USB controller (pulled down is the A side of the cable and pulled up is the B side). |
| | USB0PFLT | 6 15 16 26 27 | I | TTL | Optionally used in Host mode by an external power source to indicate an error state by that power source. |
| | USB0RBIAS | 48 | 0 | Analog | 9.1-k Ω resistor (1% precision) used internally for USB analog circuitry. |
| | USB0VBUS | 42 | I/O | Analog | This signal is used during the session request protocol. This signal allows the USB PHY to both sense the voltage level of VBUS, and pull up VBUS momentarily during VBUS pulsing. |

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

Table 23-5. GPIO Pins and Alternate Functions

| Ю | Pin | Analog | | Digital Function (GPIOPCTL PMCx Bit Field Encoding) ^a | | | | | | | | | |
|-----|-----|--------------|---------|--|--------------|--------|--------|----------|----------|----------|----------|------|----|
| | | Function | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 |
| PA0 | 17 | - | U0Rx | - | - | - | - | - | - | I2C1SCL | U1Rx | - | - |
| PA1 | 18 | - | U0Tx | - | - | - | - | - | - | I2C1SDA | U1Tx | - | - |
| PA2 | 19 | - | SSI0Clk | - | - | PWM4 | - | - | - | - | - | - | - |
| PA3 | 20 | - | SSI0Fss | - | - | PWM5 | - | - | - | - | - | - | - |
| PA4 | 21 | - | SSIORx | - | - | - | CAN0Rx | - | - | - | - | - | - |
| PA5 | 22 | - | SSIOTx | - | - | - | CAN0Tx | - | - | - | - | - | - |
| PA6 | 25 | - | I2C1SCL | CCP1 | - | PWM0 | PWM4 | CAN0Rx | - | USB0EPEN | - | - | - |
| PA7 | 26 | - | I2C1SDA | CCP4 | - | PWM1 | РWМ5 | CAN0Tx | CCP3 | USB0PFLT | - | - | - |
| PB0 | 41 | USB0ID | CCP0 | PWM2 | - | - | U1Rx | - | - | - | - | - | - |
| PB1 | 42 | USB0VBUS | CCP2 | PWM3 | - | CCP1 | U1Tx | - | - | - | - | - | - |
| PB2 | 47 | - | I2C0SCL | IDX0 | - | CCP3 | CCP0 | - | - | USB0EPEN | - | - | - |
| PB3 | 27 | - | I2C0SDA | Fault0 | - | Fault3 | - | - | - | USB0PFLT | - | - | - |
| PB4 | 58 | C0- | - | - | - | U2Rx | CAN0Rx | IDX0 | U1Rx | - | - | - | - |
| PB5 | 57 | C1- | C0o | CCP5 | CCP6 | CCP0 | CAN0Tx | CCP2 | U1Tx | - | - | - | - |
| PB6 | 56 | VREFA C0+ | CCP1 | CCP7 | C0o | Fault1 | IDX0 | CCP5 | - | - | - | - | - |
| PB7 | 55 | - | - | - | - | NMI | - | - | - | - | - | - | - |
| PC0 | 52 | - | - | - | TCK SWCLK | - | - | - | - | - | - | - | - |
| PC1 | 51 | - | - | - | TMS SWDIO | - | - | - | - | - | - | - | - |
| PC2 | 50 | - | - | - | TDI | - | - | - | - | - | - | - | - |
| PC3 | 49 | - | - | - | TDO SWO | - | - | - | - | - | - | - | - |
| PC4 | 11 | - | CCP5 | PhA0 | - | - | CCP2 | CCP4 | - | - | CCP1 | - | - |
| PC5 | 14 | C1+ | CCP1 | C1o | C0o | Fault2 | CCP3 | USB0EPEN | - | - | - | - | - |
| PC6 | 15 | - | CCP3 | PhB0 | - | - | U1Rx | CCP0 | USB0PFLT | - | - | - | - |
| PC7 | 16 | - | CCP4 | PhB0 | - | CCP0 | U1Tx | USB0PFLT | C1o | - | - | - | - |
| PD0 | 61 | AIN7 | PWM0 | CAN0Rx | IDX0 | U2Rx | U1Rx | CCP6 | - | - | - | - | - |
| PD1 | 62 | AIN6 | PWM1 | CAN0Tx | PhA0 | U2Tx | U1Tx | CCP7 | - | - | - | CCP2 | - |
| PD2 | 63 | AIN5 | U1Rx | CCP6 | PWM2 | CCP5 | - | - | - | - | - | - | - |
| PD3 | 64 | AIN4 | U1Tx | CCP7 | PWM3 | CCP0 | - | - | - | - | - | - | - |
| PE0 | 6 | AIN3 | PWM4 | SSI1Clk | CCP3 | - | - | - | - | - | USB0PFLT | - | - |
| PE1 | 5 | AIN2 | PWM5 | SSI1Fss | Fault0 | CCP2 | CCP6 | - | - | - | - | - | - |
| PE2 | 2 | AIN1 | CCP4 | SSI1Rx | - | PhA0 | CCP2 | - | - | - | - | - | - |
| PE3 | 1 | AIN0 | CCP1 | SSI1Tx | - | PhB0 | CCP7 | - | - | - | - | - | - |
| PE4 | 8 | - | CCP3 | - | - | Fault0 | U2Tx | CCP2 | - | - | - | - | - |
| | | | | | | | | | | | | | |

 $a. \ The \ digital \ signals \ that \ are \ shaded \ gray \ are \ the \ power-on \ default \ values \ for \ the \ corresponding \ GPIO \ pin.$

24 Operating Characteristics

Table 24-1. Temperature Characteristics

| Characteristic ^a | Symbol | Value | Unit |
|--|----------------|------------|------|
| Industrial operating temperature range | T _A | -40 to +85 | °C |

a. Maximum storage temperature is 150°C.

Table 24-2. Thermal Characteristics

| Characteristic | Symbol | Value | Unit |
|---|----------------|-------------------------------------|------|
| Thermal resistance (junction to ambient) ^a | Θ_{JA} | | °C/W |
| Average junction temperature ^b | T _J | $T_A + (P_{AVG} \cdot \Theta_{JA})$ | °C |

a. Junction to ambient thermal resistance θ_{JA} numbers are determined by a package simulator.

b. Power dissipation is a function of temperature.

25 Electrical Characteristics

25.1 DC Characteristics

25.1.1 Maximum Ratings

The maximum ratings are the limits to which the device can be subjected without permanently damaging the device.

Note: The device is not guaranteed to operate properly at the maximum ratings.

Table 25-1. Maximum Ratings

| Parameter | Parameter Name ^a | Va | Unit | |
|------------------|--|------|------|----|
| | | Min | Max | |
| V _{DD} | I/O supply voltage (V _{DD}) | 0 | 4 | V |
| V _{DDA} | Analog supply voltage (V _{DDA}) | 0 | 4 | V |
| V _{BAT} | Battery supply voltage (V _{BAT}) | 0 | 4 | V |
| V _{IN} | Input voltage | -0.3 | 5.5 | V |
| I | Maximum current per output pins | - | 25 | mA |

a. Voltages are measured with respect to GND.

Important: This device contains circuitry to protect the inputs against damage due to high-static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are connected to an appropriate logic voltage level (for example, either \mbox{GND} or $\mbox{V}_{\mbox{DD}}$).

25.1.2 Recommended DC Operating Conditions

For special high-current applications, the GPIO output buffers may be used with the following restrictions. With the GPIO pins configured as 8-mA output drivers, a total of four GPIO outputs may be used to sink current loads up to 18 mA each. At 18-mA sink current loading, the V_{OL} value is specified as 1.2 V. The high-current GPIO package pins must be selected such that there are only a maximum of two per side of the physical package with the total number of high-current GPIO outputs not exceeding four for the entire package.

Table 25-2. Recommended DC Operating Conditions

| Parameter | Parameter Name | Min | Nom | Max | Unit |
|-------------------------------|---------------------------|------|-----|------|------|
| V _{DD} | I/O supply voltage | 3.0 | 3.3 | 3.6 | V |
| V_{DDA} | Analog supply voltage | 3.0 | 3.3 | 3.6 | V |
| V _{DDC} ^a | Core supply voltage | 1.08 | 1.2 | 1.32 | V |
| V _{IH} | High-level input voltage | 2.0 | - | 5.0 | V |
| V _{IL} | Low-level input voltage | -0.3 | - | 1.3 | V |
| V _{OH} ^b | High-level output voltage | 2.4 | - | - | V |
| V _{OL} ^a | Low-level output voltage | - | - | 0.4 | V |

Table 25-2. Recommended DC Operating Conditions (continued)

| Parameter | Parameter Name | Min | Nom | Max | Unit | | | |
|-----------------|---|-----|-----|-----|------|--|--|--|
| I _{OH} | High-level source current, V _{OH} =2.4 V | | | | | | | |
| | 2-mA Drive | 2.0 | - | - | mA | | | |
| | 4-mA Drive | 4.0 | - | - | mA | | | |
| | 8-mA Drive | 8.0 | - | - | mA | | | |
| I _{OL} | Low-level sink current, V _{OL} =0.4 V | | | | | | | |
| | 2-mA Drive | 2.0 | - | - | mA | | | |
| | 4-mA Drive | 4.0 | - | - | mA | | | |
| | 8-mA Drive | 8.0 | - | - | mA | | | |

a. $\ensuremath{V_{DDC}}$ is supplied from the output of the LDO.

25.1.3 On-Chip Low Drop-Out (LDO) Regulator Characteristics

Table 25-3. LDO Regulator Characteristics

| Parameter | Parameter Name | Min | Nom | Max | Unit |
|------------------|--|------|-----|------|------|
| C _{LDO} | External filter capacitor size for internal power supply | 1.0 | - | 3.0 | μF |
| V _{LDO} | LDO output voltage | 1.08 | 1.2 | 1.32 | V |

25.1.4 Hibernation Module Characteristics

Table 25-4. Hibernation Module DC Characteristics

| Parameter | Parameter Name | Min | Nominal | Max | Unit |
|---------------------|----------------------------|-----|---------|-----|------|
| V _{BAT} | Battery supply voltage | 2.4 | 3.0 | 3.6 | V |
| V _{LOWBAT} | Low battery detect voltage | - | 2.35 | - | V |

25.1.5 Flash Memory Characteristics

Table 25-5. Flash Memory Characteristics

| Parameter | Parameter Name | Min | Nom | Max | Unit |
|--------------------|--|--------|-----|-----|--------|
| PE _{CYC} | Number of guaranteed mass program/erase cycles before failure ^a | 15,000 | - | - | cycles |
| T _{RET} | Data retention at average operating temperature of 125°C | 10 | - | - | years |
| T _{PROG} | Word program time | - | - | 1 | ms |
| T _{BPROG} | Buffer program time | - | - | 1 | ms |
| T _{ERASE} | Page erase time | - | - | 12 | ms |
| T _{ME} | Mass erase time | - | - | 12 | ms |

a. A program/erase cycle is defined as switching the bits from 1-> 0 -> 1. Caution should be used when performing block erases, as repeated block erases can shorten the number of guaranteed erase cycles, see "Flash Memory Programming" on page 220.

b. V_{OL} and V_{OH} shift to 1.2 V when using high-current GPIOs.

25.1.6 **GPIO Module Characteristics**

Table 25-6. GPIO Module DC Characteristics

| Parameter | Parameter Name | Min | Nom | Max | Unit |
|---------------------|----------------------------------|-----|-----|-----|------|
| R _{GPIOPU} | GPIO internal pull-up resistor | 50 | - | 110 | kΩ |
| R _{GPIOPD} | GPIO internal pull-down resistor | 55 | - | 180 | kΩ |

25.1.7 USB Module Characteristics

The Stellaris[®] USB controller DC electrical specifications are compliant with the "Universal Serial Bus Specification Rev. 2.0" (full-speed and low-speed support) and the "On-The-Go Supplement to the USB 2.0 Specification Rev. 1.0". Some components of the USB system are integrated within the LM3S5P56 microcontroller and specific to the Stellaris[®] microcontroller design. An external component resistor is needed as specified in Table 25-7.

Table 25-7. USB Controller DC Characteristics

| Parameter | Parameter Name | Value | Unit |
|--------------------|--|------------|------|
| R _{UBIAS} | Value of the pull-down resistor on the USBORBIAS pin | 9.1K ± 1 % | Ω |

25.1.8 Current Specifications

This section provides information on typical and maximum power consumption under various conditions.

25.1.8.1 Preliminary Current Consumption Specifications

The following table provides preliminary figures for current consumption while ongoing characterization is completed.

Table 25-8. Preliminary Current Consumption

| Parameter | Parameter Name | Conditions | Nom | Max | Unit |
|---------------------------|-------------------------|--|-----|-----|------|
| I _{DD_RUN} | Run mode 1 (Flash loop) | V _{DD} = 3.3 V | 56 | - | mA |
| | | Code= while(1){} executed in Flash | | | |
| | | Peripherals = All ON | | | |
| | | System Clock = 50 MHz (with PLL) | | | |
| | | Temp = 25°C | | | |
| I _{DD_SLEEP} | Sleep mode | V _{DD} = 3.3 V | 8 | - | mA |
| | | Peripherals = All clock gated | | | |
| | | System Clock = 50 MHz (with PLL) | | | |
| | | Temp = 25°C | | | |
| I _{DD_DEEPSLEEP} | Deep-sleep mode | Peripherals = All OFF | - | 550 | μA |
| | | System Clock = IOSC30KHZ/64 Temp = 25°C | | | |

Table 25-8. Preliminary Current Consumption (continued)

| Parameter | Parameter Name | Conditions | Nom | Max | Unit |
|------------------------|--|---------------------------|-----|-----|------|
| I _{HIB_NORTC} | Hibernate mode (external | V _{BAT} = 3.0 V | 8 | - | μA |
| | wake, RTC disabled, I/O not powered ^a) | V _{DD} = 0 V | | | |
| | | V _{DDA} = 0 V | | | |
| | | Peripherals = All OFF | | | |
| | | System Clock = OFF | | | |
| | | Hibernate Module = 0 kHz | | | |
| I _{HIB_RTC} | Hibernate mode (RTC | V _{BAT} = 3.0 V | 18 | - | μA |
| | enabled, I/O not powered ^a) | V _{DD} = 3.3 V | | | |
| | | V _{DDA} = 3.3 V | | | |
| | | Peripherals = All OFF | | | |
| | | System Clock = OFF | | | |
| | | Hibernate Module = 32 kHz | | | |


a. The VDD3ON mode must be disabled for the I/O ring to be unpowered.

25.2 AC Characteristics

25.2.1 Load Conditions

Unless otherwise specified, the following conditions are true for all timing measurements.

Figure 25-1. Load Conditions



25.2.2 Clocks

The following sections provide specifications on the various clock sources and mode.

25.2.2.1 PLL Specifications

The following tables provide specifications for using the PLL.

Table 25-9. Phase Locked Loop (PLL) Characteristics

| Parameter | Parameter Name | Min | Nom | Max | Unit |
|-----------------------|---------------------------------------|--------------------|-----|-------------------|------|
| f _{REF_XTAL} | Crystal reference ^a | 3.579545 | - | 16.384 | MHz |
| f _{REF_EXT} | External clock reference ^a | 3.579545 | - | 16.384 | MHz |
| f _{PLL} | PLL frequency ^b | - | 400 | - | MHz |
| T _{READY} | PLL lock time | 0.562 ^c | - | 1.38 ^d | ms |

a. The exact value is determined by the crystal value programmed into the XTAL field of the Run-Mode Clock Configuration (RCC) register.

- b. PLL frequency is automatically calculated by the hardware based on the \mathtt{XTAL} field of the RCC register.
- c. Using a 16.384-MHz crystal
- d. Using 3.5795-MHz crystal

Table 25-10 on page 958 shows the actual frequency of the PLL based on the crystal frequency used (defined by the XTAL field in the **RCC** register).

Table 25-10. Actual PLL Frequency

| XTAL | Crystal Frequency (MHz) | PLL Frequency (MHz) | Error |
|------|-------------------------|---------------------|---------|
| 0x04 | 3.5795 | 400.904 | 0.0023% |
| 0x05 | 3.6864 | 398.1312 | 0.0047% |
| 0x06 | 4.0 | 400 | - |
| 0x07 | 4.096 | 401.408 | 0.0035% |
| 0x08 | 4.9152 | 398.1312 | 0.0047% |
| 0x09 | 5.0 | 400 | - |
| 0x0A | 5.12 | 399.36 | 0.0016% |
| 0x0B | 6.0 | 400 | - |
| 0x0C | 6.144 | 399.36 | 0.0016% |
| 0x0D | 7.3728 | 398.1312 | 0.0047% |
| 0x0E | 8.0 | 400 | 0.0047% |
| 0x0F | 8.192 | 398.6773333 | 0.0033% |
| 0x10 | 10.0 | 400 | - |
| 0x11 | 12.0 | 400 | - |
| 0x12 | 12.288 | 401.408 | 0.0035% |
| 0x13 | 13.56 | 397.76 | 0.0056% |
| 0x14 | 14.318 | 400.90904 | 0.0023% |
| 0x15 | 16.0 | 400 | - |
| 0x16 | 16.384 | 404.1386667 | 0.010% |

25.2.2.2 PIOSC Specifications

Table 25-11. PIOSC Clock Characteristics

| Parameter | Parameter Name | Min | Nom | Max | Unit |
|------------------------|--|-----|--------|-----|------|
| f _{PIOSC25} | Internal 16-MHz precision oscillator frequency variance, factory calibrated at 25 °C | - | ±0.25% | ±1% | - |
| f _{PIOSCT} | Internal 16-MHz precision oscillator frequency variance, factory calibrated at 25 °C, across specified temperature range | - | - | ±3% | - |
| f _{PIOSCUCAL} | Internal 16-MHz precision oscillator frequency variance, user calibrated at a chosen temperature | - | ±0.25% | ±1% | - |

25.2.2.3 Internal 30-kHz Oscillator Specifications

Table 25-12. 30-kHz Clock Characteristics

| Parameter | Parameter Name | Min | Nom | Max | Unit |
|------------------------|--------------------------------------|-----|-----|-----|------|
| f _{IOSC30KHZ} | Internal 30-KHz oscillator frequency | 15 | 30 | 45 | KHz |

25.2.2.4 Hibernation Clock Source Specifications

Table 25-13. Hibernation Clock Characteristics

| Parameter | Parameter Name | Min | Nom | Max | Unit |
|----------------------------|---|-----|----------|-----|------|
| f _{HIBOSC} | Hibernation module oscillator frequency | - | 4.194304 | - | MHz |
| f _{HIBOSC_XTAL} | Crystal reference for hibernation oscillator | - | 4.194304 | - | MHz |
| f _{HIBOSC_EXT} | External clock reference for hibernation module | | 32.768 | - | KHz |
| t _{HIBOSC_SETTLE} | Hibernation oscillator settling time ^a | - | - | 10 | ms |

a. This parameter is highly sensitive to PCB layout and trace lengths, which may make this parameter time longer. Care must be taken in PCB design to minimize trace lengths and RLC (resistance, inductance, capacitance).

Table 25-14. HIB Oscillator Input Characteristics

| Name | Value | Condition |
|------------------------------------|----------|-----------|
| Frequency | 4.194304 | MHz |
| Frequency tolerance | ±100 | PPM |
| Oscillation mode | parallel | - |
| Equivalent series resistance (max) | 200 | Ω |
| Load capacitance | 16 | pF |
| Drive level (typ) | 100 | μw |

25.2.2.5 Main Oscillator Specifications

Table 25-15. Main Oscillator Clock Characteristics

| Parameter | Parameter Name | Min | Nom | Max | Unit |
|------------------------------|--|------|-----|--------|------|
| f _{MOSC} | Main oscillator frequency | 1 | - | 16.384 | MHz |
| t _{MOSC_PER} | Main oscillator period | 61 | - | 1000 | ns |
| t _{MOSC_SETTLE} | Main oscillator settling time | 17.5 | - | 20 | ms |
| f _{REF_XTAL_BYPASS} | Crystal reference using the main oscillator (PLL in BYPASS mode) | 1 | - | 16.384 | MHz |
| f _{REF_EXT_BYPASS} | External clock reference (PLL in BYPASS mode) ^a | 0 | - | 80 | MHz |

a. The ADC must be clocked from the PLL or directly from a 16-MHz clock source to operate properly.

Table 25-16. MOSC Oscillator Input Characteristics

| Name | | Value | | | | | | | |
|------------------------------------|----------|----------|----------|----------|----------|----------|-----|--|--|
| Frequency | 16 | 12 | 8 | 6 | 4 | 3.5 | MHz | | |
| Frequency tolerance | ±100 | ±100 | ±100 | ±100 | ±100 | ±100 | PPM | | |
| Oscillation mode | parallel | parallel | parallel | parallel | parallel | parallel | - | | |
| Equivalent series resistance (max) | 70 | 90 | 120 | 160 | 200 | 220 | Ω | | |
| Load capacitance | 16 | 16 | 16 | 16 | 16 | 16 | pF | | |
| Drive level (typ) | 100 | 100 | 100 | 100 | 100 | 100 | μw | | |

25.2.2.6 System Clock Specifications with ADC Operation

Table 25-17. System Clock Characteristics with ADC Operation


| Parameter | Parameter Name | Min | Nom | Max | Unit |
|---------------------|---|-----|-----|-----|------|
| f _{sysadc} | System clock frequency when the ADC module is | 16 | - | - | MHz |
| | operating (when PLL is bypassed) | | | | |

25.2.3 JTAG and Boundary Scan

Table 25-18. JTAG Characteristics

| Parameter No. | Parameter | Parameter Name | Min | Nom | Max | Unit |
|----------------------|--------------------------|-----------------------------------|-----|------------------|-----|------|
| J1 | f _{TCK} | TCK operational clock frequency | 0 | - | 10 | MHz |
| J2 | t _{TCK} | TCK operational clock period | 100 | - | - | ns |
| J3 | t _{TCK_LOW} | TCK clock Low time | - | t _{TCK} | - | ns |
| J4 | t _{TCK_HIGH} | TCK clock High time | - | t _{TCK} | - | ns |
| J5 | t _{TCK_R} | TCK rise time | 0 | - | 10 | ns |
| J6 | t _{TCK_F} | TCK fall time | 0 | - | 10 | ns |
| J7 | t _{TMS_SU} | TMS setup time to TCK rise | 20 | - | - | ns |
| J8 | t _{TMS_HLD} | TMS hold time from TCK rise | 20 | - | - | ns |
| J9 | t _{TDI_SU} | TDI setup time to TCK rise | 25 | - | - | ns |
| J10 | t _{TDI_HLD} | TDI hold time from TCK rise | 25 | - | - | ns |
| J11 | тск fall to Data | 2-mA drive | - | 23 | 35 | ns |
| t _{TDO_ZDV} | Valid from High-Z | 4-mA drive | | 15 | 26 | ns |
| | | 8-mA drive | | 14 | 25 | ns |
| | | 8-mA drive with slew rate control | | 18 | 29 | ns |
| J12 | TCK fall to Data | 2-mA drive | - | 21 | 35 | ns |
| t _{TDO_DV} | Valid from Data Valid | 4-mA drive | | 14 | 25 | ns |
| | 1 3.113 | 8-mA drive | | 13 | 24 | ns |
| | | 8-mA drive with slew rate control | | 18 | 28 | ns |
| J13 | TCK fall to High-Z | 2-mA drive | _ | 9 | 11 | ns |
| t _{TDO_DVZ} | from Data Valid | 4-mA drive | _ | 7 | 9 | ns |
| | | 8-mA drive | _ | 6 | 8 | ns |
| | | 8-mA drive with slew rate control | | 7 | 9 | ns |

Figure 25-2. JTAG Test Clock Input Timing






Figure 25-3. JTAG Test Access Port (TAP) Timing

25.2.4 Reset

Table 25-19. Reset Characteristics

| Parameter No. | Parameter | Parameter Name | Min | Nom | Max | Unit |
|---------------|----------------------|--|------|-----|------|---------------|
| R1 | V _{TH} | Reset threshold | - | 2.0 | - | V |
| R2 | V _{BTH} | Brown-Out threshold | 2.85 | 2.9 | 2.95 | V |
| R3 | T _{POR} | Power-On Reset timeout | - | 10 | - | ms |
| R4 | T _{BOR} | Brown-Out timeout | - | 500 | - | μs |
| R5 | T _{IRPOR} | Internal reset timeout after POR | - | - | 95 | system clocks |
| R6 | T _{IRBOR} | Internal reset timeout after BOR | - | - | 7 | system clocks |
| R7 | T _{IRHWR} | Internal reset timeout after hardware reset (RST pin) | - | - | 7 | system clocks |
| R8 | T _{IRSWR} | Internal reset timeout after software-initiated system reset | - | - | 16 | system clocks |
| R9 | T _{IRWDR} | Internal reset timeout after watchdog reset | - | - | 16 | system clocks |
| R10 | T _{IRMFR} | Internal reset timeout after MOSC failure reset | - | - | 32 | system clocks |
| R11 | T _{VDDRISE} | Supply voltage (V _{DD}) rise time (0V-3.3V) | - | - | 250 | ms |
| R12 | T _{MIN} | Minimum RST pulse width | 2 | - | - | μs |

Figure 25-4. External Reset Timing (RST)




Figure 25-5. Power-On Reset Timing




Figure 25-6. Brown-Out Reset Timing




Figure 25-7. Software Reset Timing




Figure 25-8. Watchdog Reset Timing





Figure 25-9. MOSC Failure Reset Timing



25.2.5 Deep-Sleep Mode

Table 25-20. Deep-Sleep Mode AC Characteristics

| Parameter No | Parameter | Parameter Name | Min | Nom | Max | Unit |
|--------------|-----------------------|--|-----|-----|-----------------|------|
| D1 | t _{ENTER_DS} | Time to enter deep-sleep mode from sleep request | - | 0 | 16 ^a | ms |

a. Nominal specification occurs 99.9995% of the time.

25.2.6 Hibernation Module

The Hibernation Module requires special system implementation considerations because it is intended to power down all other sections of its host device, refer to "Hibernation Module" on page 191.

Table 25-21. Hibernation Module AC Characteristics

| Parameter No | Parameter | Parameter Name | Min | Nom | Max | Unit |
|-----------------|-----------------------------|---|-----|-----|-----------------|------|
| H1 | t _{HIB_LOW} | Internal 32.768 KHz clock reference rising edge to HTB asserted | 20 | - | - | μs |
| H2 | t _{HIB_HIGH} | Internal 32.768 KHz clock reference rising edge to HTB deasserted | - | 30 | - | μs |
| H3 | twake_to_hib | WAKE assert to HIB desassert (wake up time), internal Hibernation oscillator running during hibernation | 62 | - | 124 | μs |
| H4 | t _{WAKE_TO_HIB} | WAKE assert to HIB desassert (wake up time), internal Hibernation oscillator stopped during hibernation | - | - | 10 | ms |
| H5 | t _{WAKE_CLOCK} | WAKE assertion time, internal Hibernation oscillator running during hibernation | 62 | - | - | μs |
| H6 | twake_noclock | WAKE assertion time, internal Hibernation oscillator stopped during hibernation ^a | 10 | - | - | ms |
| H7 | t _{HIB_REG_ACCESS} | Access time to or from a non-volatile register in HIB module to complete | 92 | - | - | μs |
| H8 | t _{HIB_TO_HIB} | HIB high time between assertions | 100 | - | - | ms |
| H9 | t _{ENTER_HIB} | Time to enter hibernation mode from hibernation request | - | 0 | 50 ^b | ms |

a. This mode is used when the PINWEN bit is set and the RTCEN bit is clear in the HIBCTL register.

b. Nominal specification occurs 99.998% of the time.

Figure 25-10. Hibernation Module Timing with Internal Oscillator Running in Hibernation





Figure 25-11. Hibernation Module Timing with Internal Oscillator Stopped in Hibernation



25.2.7 General-Purpose I/O (GPIO)

Note: All GPIOs are 5-V tolerant.

Table 25-22. GPIO Characteristics

| Parameter | Parameter Name | Condition | Min | Nom | Max | Unit |
|--------------------|---|-----------------------------------|-----|-----|-----|------|
| t _{GPIOR} | t _{GPIOR} GPIO Rise Time (from 20% to 80% of V _{DD}) | 2-mA drive | - | 14 | 20 | ns |
| | | 4-mA drive | | 7 | 10 | ns |
| | | 8-mA drive | | 4 | 5 | ns |
| | | 8-mA drive with slew rate control | | 6 | 8 | ns |
| t _{GPIOF} | GPIO Fall Time | 2-mA drive | - | 14 | 21 | ns |
| | (from 80% to 20% of V _{DD}) | 4-mA drive | | 7 | 11 | ns |
| | | 8-mA drive | | 4 | 6 | ns |
| | | 8-mA drive with slew rate control | | 6 | 8 | ns |

25.2.8 Analog-to-Digital Converter

Table 25-23. ADC Characteristics^a

| Parameter | Parameter Name | Min | Nom | Max | Unit |
|-------------|---|-----|-----|------|------|
| V_{ADCIN} | Maximum single-ended, full-scale analog input voltage | - | - | 3.0 | V |
| | Minimum single-ended, full-scale analog input voltage | 0.0 | - | - | V |
| | Maximum differential, full-scale analog input voltage | - | - | 1.5 | V |
| | Minimum differential, full-scale analog input voltage | 0.0 | - | - | V |
| N | Resolution | 10 | | bits | |

Table 25-23. ADC Characteristics (continued)

| Parameter | Parameter Name | Min | Nom | Max | Unit |
|----------------------|---|-----|------|------|---------------|
| f _{ADC} | ADC internal clock frequency ^b | 14 | 16 | 18 | MHz |
| t _{ADCCONV} | Conversion time | | 1 | | μs |
| f ADCCONV | Conversion rate | | 1000 | | k samples/s |
| t _{LT} | Latency from trigger to start of conversion | - | 2 | - | system clocks |
| Ι _L | ADC input leakage | - | - | ±1.0 | μΑ |
| R _{ADC} | ADC equivalent resistance | - | - | 10 | kΩ |
| C _{ADC} | ADC equivalent capacitance | 0.9 | 1.0 | 1.1 | pF |
| E _L | Integral nonlinearity error | - | - | ±1 | LSB |
| E _D | Differential nonlinearity error | - | - | ±1 | LSB |
| E _O | Offset error | - | - | ±1 | LSB |
| E _G | Full-scale gain error | ±3 | | ±3 | LSB |
| E _{TS} | Temperature sensor accuracy | - | - | ±5 | °C |

a. The ADC reference voltage is 3.0 V. This reference voltage is internally generated from the 3.3 VDDA supply by a band gap circuit.

Figure 25-12. ADC Input Equivalency Diagram




Table 25-24. ADC Module External Reference Characteristics^a

| Parameter | Parameter Name | Min | Nom | Max | Unit |
|-------------------|--|-----|------|----------|------|
| V _{REFA} | External voltage reference for ADCb | 2.4 | - | V_{DD} | V |
| IL | External voltage reference leakage current | - | ±1.0 | - | μA |

a. Care must be taken to supply a reference voltage of acceptable quality.

b. The ADC must be clocked from the PLL or directly from an external clock source to operate properly.

c. The conversion time and rate scale from the specified number if the ADC internal clock frequency is any value other than 16 MHz

b. Ground is always used as the reference level for the minimum conversion value.

Table 25-25. ADC Module Internal Reference Characteristics


| Parameter | Parameter Name | | Nom | Max | Unit |
|-------------------|------------------------------------|---|-----|------|------|
| V _{REFI} | Internal voltage reference for ADC | - | 3.0 | - | V |
| E _{IR} | Internal voltage reference error | - | - | ±2.5 | % |

25.2.9 Synchronous Serial Interface (SSI)

Table 25-26. SSI Characteristics

| Parameter No. | Parameter | Parameter Name | Min | Nom | Max | Unit |
|---------------|-----------------------|-----------------------------------|-----|-----|-------|---------------|
| S1 | t _{CLK_PER} | SSIC1k cycle time | 2 | - | 65024 | system clocks |
| S2 | t _{CLK_HIGH} | SSIC1k high time | - | 0.5 | - | t clk_per |
| S3 | t _{CLK_LOW} | SSIC1k low time | - | 0.5 | - | t clk_per |
| S4 | t _{CLKRF} | SSIC1k rise/fall time | - | 7.4 | 26 | ns |
| S5 | t _{DMD} | Data from master valid delay time | 0 | - | 1 | system clocks |
| S6 | t _{DMS} | Data from master setup time | 1 | - | - | system clocks |
| S7 | t _{DMH} | Data from master hold time | 2 | - | - | system clocks |
| S8 | t _{DSS} | Data from slave setup time | 1 | - | - | system clocks |
| S9 | t _{DSH} | Data from slave hold time | 2 | - | - | system clocks |

Figure 25-13. SSI Timing for TI Frame Format (FRF=01), Single Transfer Timing Measurement








Figure 25-14. SSI Timing for MICROWIRE Frame Format (FRF=10), Single Transfer





25.2.10 Inter-Integrated Circuit (I²C) Interface

Figure 25-16. I²C Timing



October 10, 2009 967

25.2.11 Universal Serial Bus (USB) Controller

The Stellaris[®] USB controller AC electrical specifications are compliant with the "Universal Serial Bus Specification Rev. 2.0" (full-speed and low-speed support) and the "On-The-Go Supplement to the USB 2.0 Specification Rev. 1.0".

25.2.12 Analog Comparator

Table 25-27. Analog Comparator Characteristics

| Parameter | Parameter Name | Min | Nom | Max | Unit |
|------------------|--|-----|-----|----------------------|------|
| V _{os} | Input offset voltage | - | ±10 | ±25 | mV |
| V _{CM} | Input common mode voltage range | 0 | - | V _{DD} -1.5 | V |
| C _{MRR} | Common mode rejection ratio | 50 | - | - | dB |
| T _{RT} | Response time | - | - | 1 | μs |
| T _{MC} | Comparator mode change to Output Valid | - | - | 10 | μs |

Table 25-28. Analog Comparator Voltage Reference Characteristics

| Parameter | Parameter Name | Min | Nom | Max | Unit |
|-----------------|------------------------------|-----|---------------------|------|------|
| R _{HR} | Resolution high range | - | V _{DD} /31 | - | LSB |
| R _{LR} | Resolution low range | - | V _{DD} /23 | - | LSB |
| A _{HR} | Absolute accuracy high range | - | - | ±1/2 | LSB |
| A _{LR} | Absolute accuracy low range | - | - | ±1/4 | LSB |

A Boot Loader

A.1 Boot Loader Overview

The Stellaris[®] Boot Loader is executed from the ROM when the Flash memory is empty and is used to download code to the Flash memory of a device without the use of a debug interface. The boot loader uses a simple packet interface to provide synchronous communication with the device. The speed of the boot loader is determined by the internal oscillator (PIOSC) frequency as it does not enable the PLL. The following serial interfaces can be used:

- UART0
- SSI0
- I²C0

For simplicity, both the data format and communication protocol are identical for all serial interfaces. See the *Stellaris*® *Boot Loader User's Guide* for information on the boot loader software.

A.2 Serial Interfaces

This section describes how the boot loader operates using a serial interface.

A.2.1 Serial Configuration

Once communication with the boot loader is established via one of the serial interfaces, that interface is used until the boot loader is reset or new code takes over. For example, once you start communicating using the SSI port, communications with the boot loader via the UART are disabled until the device is reset.

A.2.1.1 UART

The Universal Asynchronous Receivers/Transmitters (UART) communication uses a fixed serial format of 8 bits of data, no parity, and 1 stop bit. The baud rate used for communication is automatically detected by the boot loader and can be any valid baud rate supported by the host and the device. The auto detection sequence requires that the baud rate should be no more than 1/32 the internal oscillator (PIOSC) frequency of the board that is running the boot loader (which is at least 8.4 MHz, providing support for up to 262,500 baud). The maximum regular speed baud rate for any UART on a Stellaris® device is calculated as follows:

```
Max Baud Rate = System Clock Frequency / 16
```

In order to determine the baud rate, the boot loader must determine the relationship between the internal oscillator and the baud rate. With this information, the boot loader can configure the UART to the same baud rate as the host. This automatic baud-rate detection allows the host to use any valid baud rate to communicate with the device.

The method used to perform this automatic synchronization requires the host to send the boot loader two bytes that are both 0x55. With this series of pulses, the boot loader can calculate the ratios needed to program the UART to match the host's baud rate. After the host sends the pattern, it attempts to read back one byte of data from the UART. The boot loader returns the value of 0xCC to indicate successful detection of the baud rate. If this byte is not received after at least twice the time required to transfer the two bytes, the host can resend another pattern of 0x55, 0x55, and wait for the 0xCC byte again until the boot loader acknowledges that it has received a synchronization

pattern correctly. For example, the time to wait for data back from the boot loader should be calculated as at least 2*(20(bits/sync)/baud rate (bits/sec)). For a baud rate of 115200, this time is 2*(20/115200) or 0.35 ms.

A.2.1.2 SSI

The Synchronous Serial Interface (SSI) port also uses a fixed serial format for communications, with the default framing defined as Motorola format with both the SPH and SPO bits set in the **SSICR0** register. See "Frame Formats" on page 564 for more information on formats for this transfer protocol. Like the UART, this interface has hardware requirements that limit the maximum frequency of the SSICIk signal to be at most 1/12 the internal oscillator (PIOSC) frequency of the board running the boot loader (which is at least 8.4 MHz, providing support for up to 700 KHz). Because the host device is the master, the SSI on the boot loader device does not need to determine the clock as it is provided directly by the host.

A.2.1.3 I^2C

The Inter-Integrated Circuit (I²C) port operates in slave mode with a slave address of 0x42. The I²C port works at both 100-kHz and 400-kHz I2CSCL clock frequency. Because the host device is the master, the I²C on the boot loader device does not need to determine the clock as it is provided directly by the host.

A.2.2 Serial Packet Handling

All communications, with the exception of the UART auto-baud, are done via defined packets that are acknowledged (ACK) or not acknowledged (NAK) by the devices. The packets use the same format for receiving and sending packets, including the method used to acknowledge successful or unsuccessful reception of a packet.

A.2.2.1 Packet Format

All packets sent and received from the device use the following byte-packed format.

```
struct
{
  unsigned char ucSize;
  unsigned char ucCheckSum;
  unsigned char Data[];
};
```

ucSize The first byte received holds the total size of the transfer including

the size and checksum bytes.

ucChecksum This holds a simple checksum of the bytes in the data buffer only.

The algorithm is Data[0]+Data[1]+...+ Data[ucSize-3].

Data This is the raw data intended for the device, which is formatted in

some form of command interface. There should be ucSize-2 bytes of data provided in this buffer to or from the device.

A.2.2.2 Sending Packets

The actual bytes of the packet can be sent individually or all at once; the only limitation is that commands that cause Flash memory access should limit the download sizes to prevent losing bytes during Flash memory programming. This limitation is discussed further in the section that describes

the boot loader command, COMMAND_SEND_DATA (see "COMMAND_SEND_DATA (0x24)" on page 972).

Once the packet has been formatted correctly by the host, it should be sent out over the serial interface. Then the host should poll the interface for the first non-zero data returned from the device. The first non-zero byte is either an ACK (0xCC) or a NAK (0x33) byte from the device indicating the packet was received successfully (ACK) or unsuccessfully (NAK). This response does not indicate that the actual contents of the command issued in the data portion of the packet were valid, just that the packet was received correctly.

A.2.2.3 Receiving Packets

The boot loader sends a packet of data in the same format that it receives a packet. The boot loader may transfer leading zero data before the first actual byte of data is sent out. The first non-zero byte is the size of the packet followed by a checksum byte and finally followed by the data itself. The data is sent without a break after the first non-zero byte is sent from the boot loader. Once the device communicating with the boot loader receives all the bytes, it must either ACK or NAK the packet to indicate that the transmission was successful. The appropriate response after sending a NAK to the boot loader is to resend the command that failed and request the data again. If needed, the host may send leading zeros before sending down the ACK/NAK signal to the boot loader, as the boot loader only accepts the first non-zero data as a valid response. This zero padding is needed by the SSI interface in order to receive data to or from the boot loader.

A.2.3 Serial Commands

The next section defines the list of commands that can be sent to the boot loader. The first byte of the data should always be one of the defined commands, followed by data or parameters as determined by the command that is sent.

A.2.3.1 COMMAND_PING (0X20)

This command simply accepts the command and sets the global status to success. The format of the packet is as follows:

```
Byte[0] = 0x03;
Byte[1] = checksum(Byte[2]);
Byte[2] = COMMAND_PING;
```

The ping command has 3 bytes and the value for COMMAND_PING is 0x20 and the checksum of one byte is that same byte, making Byte[1] also 0x20. Because the ping command has no real return status, the receipt of an ACK can be interpreted as a successful ping to the boot loader.

A.2.3.2 COMMAND_DOWNLOAD (0x21)

This command is sent to the boot loader to indicate where to store data and how many bytes will be sent by the COMMAND_SEND_DATA commands that follow. The command consists of two 32-bit values that are both transferred MSB first. The first 32-bit value is the address to start programming data into, while the second is the 32-bit size of the data that will be sent. This command also triggers an erase of the full area to be programmed so this command takes longer than other commands and results in a longer time to receive the ACK/NAK back from the board. This command should be followed by a COMMAND_GET_STATUS to ensure that the Program Address and Program size are valid for the device running the boot loader.

The format of the packet to send this command is a follows:

```
Byte[0] = 11
Byte[1] = checksum(Bytes[2:10])
Byte[2] = COMMAND_DOWNLOAD
Byte[3] = Program Address [31:24]
Byte[4] = Program Address [23:16]
Byte[5] = Program Address [15:8]
Byte[6] = Program Address [7:0]
Byte[7] = Program Size [31:24]
Byte[8] = Program Size [23:16]
Byte[9] = Program Size [15:8]
Byte[10] = Program Size [7:0]
```

A.2.3.3 COMMAND_RUN (0x22)

This command is used to tell the boot loader to execute from the address passed as the parameter in this command. This command consists of a single 32-bit value that is interpreted as the address to execute. The 32-bit value is transmitted MSB first and the boot loader responds with an ACK signal back to the host device before actually executing the code at the given address. The ACK response tells the host that the command was received successfully, and the code is running.

```
Byte[0] = 7
Byte[1] = checksum(Bytes[2:6])
Byte[2] = COMMAND_RUN
Byte[3] = Execute Address[31:24]
Byte[4] = Execute Address[23:16]
Byte[5] = Execute Address[15:8]
Byte[6] = Execute Address[7:0]
```

A.2.3.4 COMMAND_GET_STATUS (0x23)

This command returns the status of the last command that was issued. Typically, this command should be sent after every command to ensure that the previous command was successful or to properly respond to a failure. The command requires one byte in the data of the packet and should be followed by reading a packet with one byte of data that contains a status code. The last step is to ACK or NAK the received data so the boot loader knows that the data has been read.

```
Byte[0] = 0x03
Byte[1] = checksum(Byte[2])
Byte[2] = COMMAND GET STATUS
```

A.2.3.5 COMMAND_SEND_DATA (0x24)

This command should only follow a COMMAND_DOWNLOAD command or another COMMAND_SEND_DATA command if more data is needed. Consecutive send data commands automatically increment address and continue programming from the previous location. For packets which do not contain the final portion of the downloaded data, a multiple of four bytes should always be transferred. The command terminates programming once the number of bytes indicated by the COMMAND_DOWNLOAD command has been received. Each time this function is called, it should be followed by a COMMAND_GET_STATUS to ensure that the data was successfully programmed into the Flash memory. If the boot loader sends a NAK to this command, the boot loader does not increment the current address to allow retransmission of the previous data. The following example shows a COMMAND_SEND_DATA packet with 8 bytes of packet data:

```
Byte[0] = 11
Byte[1] = checksum(Bytes[2:10])
Byte[2] = COMMAND_SEND_DATA
Byte[3] = Data[0]
Byte[4] = Data[1]
Byte[5] = Data[2]
Byte[6] = Data[3]
Byte[7] = Data[4]
Byte[8] = Data[5]
Byte[9] = Data[6]
Byte[10] = Data[7]
```

A.2.3.6 COMMAND_RESET (0x25)

This command is used to tell the boot loader device to reset. Unlike the COMMAND_RUN, this command allows the initial stack pointer to be read by the hardware and set up for the new code. COMMAND_RESET can also be used to reset the boot loader if a critical error occurs, and the host device wants to restart communication with the boot loader.

```
Byte[0] = 3
Byte[1] = checksum(Byte[2])
Byte[2] = COMMAND_RESET
```

The boot loader responds with an ACK signal back to the host device before actually executing the software reset to the device running the boot loader. The ACK tells the host that the command was received successfully and the part will be reset.

B ROM DriverLib Functions

B.1 DriverLib Functions Included in the Integrated ROM

The Stellaris[®] Peripheral Driver Library (DriverLib) APIs that are available in the integrated ROM of the Stellaris[®] family of devices are listed below. The detailed description of each function is available in the *Stellaris*® *ROM User's Guide*.

ROM ADCHardwareOversampleConfigure

// Configures the hardware oversampling factor of the ADC.

ROM ADCIntClear

// Clears sample sequence interrupt source.

ROM ADCIntDisable

// Disables a sample sequence interrupt.

ROM ADCIntEnable

// Enables a sample sequence interrupt.

ROM_ADCIntStatus

// Gets the current interrupt status.

ROM_ADCProcessorTrigger

// Causes a processor trigger for a sample sequence.

ROM_ADCSequenceConfigure

// Configures the trigger source and priority of a sample sequence.

ROM_ADCSequenceDataGet

// Gets the captured data for a sample sequence.

ROM_ADCSequenceDisable

// Disables a sample sequence.

ROM ADCSequenceEnable

// Enables a sample sequence.

ROM_ADCSequenceOverflow

// Determines if a sample sequence overflow occurred.

ROM_ADCSequenceOverflowClear

// Clears the overflow condition on a sample sequence.

ROM_ADCSequenceStepConfigure

// Configure a step of the sample sequencer.

ROM_ADCSequenceUnderflow

// Determines if a sample sequence underflow occurred.

ROM_ADCSequenceUnderflowClear

// Clears the underflow condition on a sample sequence.

ROM_CANBitRateSet

// This function is used to set the CAN bit timing values to a nominal setting based on a desired bit rate.

ROM CANBitTimingGet

// Reads the current settings for the CAN controller bit timing.

ROM_CANBitTimingSet

// Configures the CAN controller bit timing.

ROM CANDisable

// Disables the CAN controller.

ROM CANEnable

// Enables the CAN controller.

ROM CANErrCntrGet

// Reads the CAN controller error counter register.

ROM CANInit

// Initializes the CAN controller after reset.

ROM CANIntClear

// Clears a CAN interrupt source.

ROM CANIntDisable

// Disables individual CAN controller interrupt sources.

ROM CANIntEnable

// Enables individual CAN controller interrupt sources.

ROM_CANIntStatus

// Returns the current CAN controller interrupt status.

ROM_CANMessageClear

// Clears a message object so that it is no longer used.

ROM_CANMessageGet

// Reads a CAN message from one of the message object buffers.

ROM_CANMessageSet

// Configures a message object in the CAN controller.

ROM_CANRetryGet

// Returns the current setting for automatic retransmission.

ROM_CANRetrySet

// Sets the CAN controller automatic retransmission behavior.

ROM CANStatusGet

// Reads one of the controller status registers.

ROM_ComparatorConfigure

// Configures a comparator.

ROM_ComparatorIntClear

// Clears a comparator interrupt.

ROM ComparatorIntDisable

// Disables the comparator interrupt.

ROM ComparatorIntEnable

// Enables the comparator interrupt.

ROM ComparatorIntStatus

// Gets the current interrupt status.

ROM ComparatorRefSet

// Sets the internal reference voltage.

ROM_ComparatorValueGet

// Gets the current comparator output value.

ROM Crc16Array

// Calculates the CRC-16 of an array of words.

ROM Crc16Array3

// Calculates three CRC-16s of an array of words.

ROM FlashErase

// Erases a block of flash.

ROM FlashIntClear

// Clears flash controller interrupt sources.

ROM FlashIntDisable

// Disables individual flash controller interrupt sources.

ROM FlashIntEnable

// Enables individual flash controller interrupt sources.

ROM FlashIntGetStatus

// Gets the current interrupt status.

ROM FlashProgram

// Programs flash.

ROM_FlashProtectGet

// Gets the protection setting for a block of flash.

ROM FlashProtectSave

// Saves the flash protection settings.

ROM_FlashProtectSet

// Sets the protection setting for a block of flash.

ROM_FlashUsecGet

// Gets the number of processor clocks per micro-second.

ROM_FlashUsecSet

// Sets the number of processor clocks per micro-second.

ROM FlashUserGet

// Gets the user registers.

ROM FlashUserSave

// Saves the user registers.

ROM FlashUserSet

// Sets the user registers.

ROM GPIODirModeGet

// Gets the direction and mode of a pin.

ROM GPIODirModeSet

// Sets the direction and mode of the specified pin(s).

ROM_GPIOIntTypeGet

// Gets the interrupt type for a pin.

ROM GPIOIntTypeSet

// Sets the interrupt type for the specified pin(s).

ROM_GPIOPadConfigGet

// Gets the pad configuration for a pin.

ROM_GPIOPadConfigSet

// Sets the pad configuration for the specified pin(s).

ROM_GPIOPinConfigure

// Configures the alternate function of a GPIO pin.

ROM GPIOPinIntClear

// Clears the interrupt for the specified pin(s).

ROM GPIOPinIntDisable

// Disables interrupts for the specified pin(s).

ROM GPIOPinIntEnable

// Enables interrupts for the specified pin(s).

ROM_GPIOPinIntStatus

// Gets interrupt status for the specified GPIO port.

ROM GPIOPinRead

// Reads the values present of the specified pin(s).

ROM_GPIOPinTypeADC

// Configures pin(s) for use as analog-to-digital converter inputs.

ROM_GPIOPinTypeCAN

// Configures pin(s) for use as a CAN device.

ROM_GPIOPinTypeComparator

// Configures pin(s) for use as an analog comparator input.

ROM GPIOPinTypeGPIOInput

// Configures pin(s) for use as GPIO inputs.

ROM GPIOPinTypeGPIOOutput

// Configures pin(s) for use as GPIO outputs.

ROM GPIOPinTypeGPIOOutputOD

// Configures pin(s) for use as GPIO open drain outputs.

ROM_GPIOPinTypeI2C

// Configures pin(s) for use by the I2C peripheral.

ROM_GPIOPinTypePWM

// Configures pin(s) for use by the PWM peripheral.

ROM_GPIOPinTypeQEI

// Configures pin(s) for use by the QEI peripheral.

ROM GPIOPinTypeSSI

// Configures pin(s) for use by the SSI peripheral.

ROM_GPIOPinTypeTimer

// Configures pin(s) for use by the Timer peripheral.

ROM GPIOPinTypeUART

// Configures pin(s) for use by the UART peripheral.

ROM GPIOPinTypeUSBDigital

// Configures pin(s) for use by the USB peripheral.

ROM GPIOPinWrite

// Writes a value to the specified pin(s).

ROM HibernateClockSelect

// Selects the clock input for the Hibernation module.

ROM HibernateDataGet

// Reads a set of data from the non-volatile memory of the Hibernation module.

ROM HibernateDataSet

// Stores data in the non-volatile memory of the Hibernation module.

ROM HibernateDisable

// Disables the Hibernation module for operation.

ROM_HibernateEnableExpClk

// Enables the Hibernation module for operation.

ROM_HibernateIntClear

// Clears pending interrupts from the Hibernation module.

ROM_HibernateIntDisable

// Disables interrupts for the Hibernation module.

ROM HibernateIntEnable

// Enables interrupts for the Hibernation module.

ROM HibernateIntStatus

// Gets the current interrupt status of the Hibernation module.

ROM HibernateIsActive

// Checks to see if the Hibernation module is already powered up.

ROM HibernateLowBatGet

// Gets the currently configured low battery detection behavior.

ROM HibernateLowBatSet

// Configures the low battery detection.

ROM_HibernateRequest

// Requests hibernation mode.

ROM HibernateRTCDisable

// Disables the RTC feature of the Hibernation module.

ROM HibernateRTCEnable

// Enables the RTC feature of the Hibernation module.

ROM HibernateRTCGet

// Gets the value of the real time clock (RTC) counter.

ROM HibernateRTCMatch0Get

// Gets the value of the RTC match 0 register.

ROM HibernateRTCMatch0Set

// Sets the value of the RTC match 0 register.

ROM HibernateRTCMatch1Get

// Gets the value of the RTC match 1 register.

ROM HibernateRTCMatch1Set

// Sets the value of the RTC match 1 register.

ROM HibernateRTCSet

// Sets the value of the real time clock (RTC) counter.

ROM HibernateRTCTrimGet

// Gets the value of the RTC predivider trim register.

ROM_HibernateRTCTrimSet

// Sets t e value of the RTC predivider trim register.

ROM_HibernateWakeGet

// Gets the currently configured wake conditions for the Hibernation module.

ROM_HibernateWakeSet

// Configures the wake conditions for the Hibernation module.

ROM_I2CMasterBusBusy

// Indicates whether or not the I2C bus is busy.

ROM_I2CMasterBusy

// Indicates whether or not the I2C Master is busy.

ROM I2CMasterControl

// Controls the state of the I2C Master module.

ROM I2CMasterDataGet

// Receives a byte that has been sent to the I2C Master.

ROM I2CMasterDataPut

// Transmits a byte from the I2C Master.

ROM I2CMasterDisable

// Disables the I2C master block.

ROM I2CMasterEnable

// Enables the I2C Master block.

ROM I2CMasterErr

// Gets the error status of the I2C Master module.

ROM_I2CMasterInitExpClk

// Initializes the I2C Master block.

ROM I2CMasterIntClear

// Clears I2C Master interrupt sources.

ROM I2CMasterIntDisable

// Disables the I2C Master interrupt.

ROM I2CMasterIntEnable

// Enables the I2C Master interrupt.

ROM I2CMasterIntStatus

// Gets the current I2C Master interrupt status.

ROM_I2CMasterSlaveAddrSet

// Sets the address that the I2C Master will place on the bus.

ROM I2CSlaveDataGet

// Receives a byte that has been sent to the I2C Slave.

ROM_I2CSlaveDataPut

// Transmits a byte from the I2C Slave.

ROM_I2CSlaveDisable

// Disables the I2C slave block.

ROM_I2CSlaveEnable

// Enables the I2C Slave block.

ROM I2CSlaveInit

// Initializes the I2C Slave block.

ROM I2CSlaveIntClear

// Clears I2C Slave interrupt sources.

ROM I2CSlaveIntClearEx

// Clears I2C Slave interrupt sources.

ROM I2CSlaveIntDisable

// Disables the I2C Slave interrupt.

ROM_I2CSlaveIntDisableEx

// Disables individual I2C Slave interrupt sources.

ROM I2CSlaveIntEnable

// Enables the I2C Slave interrupt.

ROM I2CSlaveIntEnableEx

// Enables individual I2C Slave interrupt sources.

ROM I2CSlaveIntStatus

// Gets the current I2C Slave interrupt status.

ROM I2CSlaveIntStatusEx

// Gets the current I2C Slave interrupt status.

ROM I2CSlaveStatus

// Gets the I2C Slave module status.

ROM IntDisable

// Disables an interrupt.

ROM IntEnable

// Enables an interrupt.

ROM IntMasterDisable

// Disables the processor interrupt.

ROM_IntMasterEnable

// Enables the processor interrupt.

ROM IntPriorityGet

// Gets the priority of an interrupt.

ROM_IntPriorityGroupingGet

// Gets the priority grouping of the interrupt controller.

ROM_IntPriorityGroupingSet

// Sets the priority grouping of the interrupt controller.

ROM_IntPrioritySet

// Sets the priority of an interrupt.

ROM MPUDisable

// Disables the MPU for use.

ROM MPUEnable

// Enables and configures the MPU for use.

ROM MPURegionCountGet

// Gets the count of regions supported by th MPU.

ROM MPURegionDisable

// Disables a specific region.

ROM_MPURegionEnable

// Enables a specific region.

ROM_MPURegionGet

// Gets the current settings for a specific region.

ROM MPURegionSet

// Sets up the access rules for a specific region.

ROM PWMDeadBandDisable

// Disables the PWM dead band output.

ROM PWMDeadBandEnable

// Enables the PWM dead band output, and sets the dead band delays.

ROM PWMFaultIntClear

// Clears the fault interrupt for a PWM module.

ROM PWMFaultIntClearExt

// Clears the fault interrupt for a PWM module.

ROM PWMGenConfigure

// Configures a PWM generator.

ROM PWMGenDisable

// Disables the timer/counter for a PWM generator block.

ROM_PWMGenEnable

// Enables the timer/counter for a PWM generator block.

ROM PWMGenFaultClear

// Clears one or more latched fault triggers for a given PWM generator.

ROM_PWMGenFaultConfigure

// Configures the minimum fault period and fault pin senses for a given PWM generator.

ROM_PWMGenFaultStatus

// Returns the current state of the fault triggers for a given PWM generator.

ROM_PWMGenFaultTriggerGet

// Returns the set of fault triggers currently configured for a given PWM generator.

ROM_PWMGenFaultTriggerSet

// Configures the set of fault triggers for a given PWM generator.

ROM PWMGenIntClear

// Clears the specified interrupt(s) for the specified PWM generator block.

ROM PWMGenIntStatus

// Gets interrupt status for the specified PWM generator block.

ROM PWMGenIntTrigDisable

// Disables interrupts for the specified PWM generator block.

ROM_PWMGenIntTrigEnable

// Enables interrupts and triggers for the specified PWM generator block.

ROM PWMGenPeriodGet

// Gets the period of a PWM generator block.

ROM PWMGenPeriodSet

// Set the period of a PWM generator.

ROM PWMIntDisable

// Disables generator and fault interrupts for a PWM module.

ROM_PWMIntEnable

// Enables generator and fault interrupts for a PWM module.

ROM PWMIntStatus

// Gets the interrupt status for a PWM module.

ROM PWMOutputFault

// Specifies the state of PWM outputs in response to a fault condition.

ROM PWMOutputFaultLevel

// Specifies the level of PWM outputs suppressed in response to a fault condition.

ROM PWMOutputInvert

// Selects the inversion mode for PWM outputs.

ROM PWMOutputState

// Enables or disables PWM outputs.

ROM PWMPulseWidthGet

// Gets the pulse width of a PWM output.

ROM PWMPulseWidthSet

// Sets the pulse width for the specified PWM output.

ROM_PWMSyncTimeBase

// Synchronizes the counters in one or multiple PWM generator blocks.

ROM_PWMSyncUpdate

// Synchronizes all pending updates.

ROM_QEIConfigure

// Configures the quadrature encoder.

ROM QEIDirectionGet

// Gets the current direction of rotation.

ROM QEIDisable

// Disables the quadrature encoder.

ROM QEIEnable

// Enables the quadrature encoder.

ROM QEIErrorGet

// Gets the encoder error indicator.

ROM QEIIntClear

// Clears quadrature encoder interrupt sources.

ROM QEIIntDisable

// Disables individual quadrature encoder interrupt sources.

ROM QEIIntEnable

// Enables individual quadrature encoder interrupt sources.

ROM_QEIIntStatus

// Gets the current interrupt status.

ROM QEIPositionGet

// Gets the current encoder position.

ROM QEIPositionSet

// Sets the current encoder position.

ROM QEIVelocityConfigure

// Configures the velocity capture.

ROM_QEIVelocityDisable

// Disables the velocity capture.

ROM_QEIVelocityEnable

// Enables the velocity capture.

ROM QEIVelocityGet

// Gets the current encoder speed.

ROM_SSIConfigSetExpClk

// Configures the synchronous serial interface.

ROM_SSIDataGet

// Gets a data element from the SSI receive FIFO.

ROM_SSIDataGetNonBlocking

// Gets a data element from the SSI receive FIFO.

ROM SSIDataPut

// Puts a data element into the SSI transmit FIFO.

ROM SSIDataPutNonBlocking

// Puts a data element into the SSI transmit FIFO.

ROM SSIDisable

// Disables the synchronous serial interface.

ROM SSIDMADisable

// Disable SSI DMA operation.

ROM_SSIDMAEnable

// Enable SSI DMA operation.

ROM SSIEnable

// Enables the synchronous serial interface.

ROM SSIIntClear

// Clears SSI interrupt sources.

ROM SSIIntDisable

// Disables individual SSI interrupt sources.

ROM SSIIntEnable

// Enables individual SSI interrupt sources.

ROM SSIIntStatus

// Gets the current interrupt status.

ROM_SysCtlADCSpeedGet

// Gets the sample rate of the ADC.

ROM SysCtlADCSpeedSet

// Sets the sample rate of the ADC.

ROM SysCtlClockGet

// Gets the processor clock rate.

ROM_SysCtlClockSet

// Sets the clocking of the device.

ROM SysCtlDeepSleep

// Puts the processor into deep-sleep mode.

ROM_SysCtlDelay

// Provides a small delay.

ROM_SysCtlFlashSizeGet

// Gets the size of the flash.

ROM_SysCtlGPIOAHBDisable

// Disables a GPIO peripheral for access from the AHB.

ROM SysCtlGPIOAHBEnable

// Enables a GPIO peripheral for access from the AHB.

ROM SysCtlIntClear

// Clears system control interrupt sources.

ROM SysCtlIntDisable

// Disables individual system control interrupt sources.

ROM SysCtlIntEnable

// Enables individual system control interrupt sources.

ROM_SysCtlIntStatus

// Gets the current interrupt status.

ROM_SysCtlLDOGet

// Gets the output voltage of the LDO.

ROM SysCtlLDOSet

// Sets the output voltage of the LDO.

ROM_SysCtlPeripheralClockGating

// Controls peripheral clock gating in sleep and deep-sleep mode.

ROM_SysCtlPeripheralDeepSleepDisable

// Disables a peripheral in deep-sleep mode.

ROM_SysCtlPeripheralDeepSleepEnable

// Enables a peripheral in deep-sleep mode.

ROM SysCtlPeripheralDisable

// Disables a peripheral.

ROM SysCtlPeripheralEnable

// Enables a peripheral.

ROM SysCtlPeripheralPresent

// Determines if a peripheral is present.

ROM_SysCtlPeripheralReset

// Performs a software reset of a peripheral.

ROM SysCtlPeripheralSleepDisable

// Disables a peripheral in sleep mode.

ROM_SysCtlPeripheralSleepEnable

// Enables a peripheral in sleep mode.

ROM_SysCtlPinPresent

// Determines if a pin is present.

ROM_SysCtIPWMClockGet

// Gets the current PWM clock configuration.

ROM_SysCtIPWMClockSet

// Sets the PWM clock configuration.

ROM SysCtlReset

// Resets the device.

ROM SysCtlResetCauseClear

// Clears reset reasons.

ROM_SysCtlResetCauseGet

// Gets the reason for a reset.

ROM_SysCtlSleep

// Puts the processor into sleep mode.

ROM SysCtlSRAMSizeGet

// Gets the size of the SRAM.

ROM SysCtlUSBPLLDisable

// Powers down the USB PLL.

ROM_SysCtlUSBPLLEnable

// Powers up the USB PLL.

ROM_SysTickDisable

// Disables the SysTick counter.

ROM_SysTickEnable

// Enables the SysTick counter.

ROM_SysTickIntDisable

// Disables the SysTick interrupt.

ROM SysTickIntEnable

// Enables the SysTick interrupt.

ROM SysTickPeriodGet

// Gets the period of the SysTick counter.

ROM_SysTickPeriodSet

// Sets the period of the SysTick counter.

ROM SysTickValueGet

// Gets the current value of the SysTick counter.

ROM_TimerConfigure

// Configures the timer(s).

ROM_TimerControlEvent

// Controls the event type.

ROM_TimerControlLevel

// Controls the output level.

ROM TimerControlStall

// Controls the stall handling.

ROM TimerControlTrigger

// Enables or disables the trigger output.

ROM TimerDisable

// Disables the timer(s).

ROM_TimerEnable

// Enables the timer(s).

ROM_TimerIntClear

// Clears timer interrupt sources.

ROM_TimerIntDisable

// Disables individual timer interrupt sources.

ROM TimerIntEnable

// Enables individual timer interrupt sources.

ROM_TimerIntStatus

// Gets the current interrupt status.

ROM_TimerLoadGet

// Gets the timer load value.

ROM TimerLoadSet

// Sets the timer load value.

ROM TimerMatchGet

// Gets the timer match value.

ROM TimerMatchSet

// Sets the timer match value.

ROM TimerPrescaleGet

// Get the timer prescale value.

ROM_TimerPrescaleSet

// Set the timer prescale value.

ROM_TimerRTCDisable

// Disable RTC counting.

ROM_TimerRTCEnable

// Enable RTC counting.

ROM_TimerValueGet

// Gets the current timer value.

ROM_UARTBreakCtl

// Causes a BREAK to be sent.

ROM_UARTBusy

// Determines whether the UART transmitter is busy or not.

ROM UARTCharGet

// Waits for a character from the specified port.

ROM UARTCharGetNonBlocking

// Receives a character from the specified port.

ROM UARTCharPut

// Waits to send a character from the specified port.

ROM_UARTCharPutNonBlocking

// Sends a character to the specified port.

ROM_UARTCharsAvail

// Determines if there are any characters in the receive FIFO.

ROM_UARTConfigGetExpClk

// Gets the current configuration of a UART.

ROM_UARTConfigSetExpClk

// Sets the configuration of a UART.

ROM UARTDisable

// Disables transmitting and receiving.

ROM UARTDisableSIR

// Disables SIR (IrDA) mode on the specified UART.

ROM UARTDMADisable

// Disable UART DMA operation.

ROM UARTDMAEnable

// Enable UART DMA operation.

ROM UARTEnable

// Enables transmitting and receiving.

ROM_UARTEnableSIR

// Enables SIR (IrDA) mode on the specified UART.

ROM UARTFIFODisable

// Disables the transmit and receive FIFOs.

ROM UARTFIFOEnable

// Enables the transmit and receive FIFOs.

ROM_UARTFIFOLevelGet

// Gets the FIFO level at which interrupts are generated.

ROM_UARTFIFOLevelSet

// Sets the FIFO level at which interrupts are generated.

ROM UARTIntClear

// Clears UART interrupt sources.

ROM UARTIntDisable

// Disables individual UART interrupt sources.

ROM UARTIntEnable

// Enables individual UART interrupt sources.

ROM UARTIntStatus

// Gets the current interrupt status.

ROM_UARTParityModeGet

// Gets the type of parity currently being used.

ROM_UARTParityModeSet

// Sets the type of parity.

ROM UARTRxErrorClear

// Clears all reported receiver errors.

ROM UARTRxErrorGet

// Gets current receiver errors.

ROM UARTSpaceAvail

// Determines if there is any space in the transmit FIFO.

ROM UARTTxIntModeGet

// Returns the current operating mode for the UART transmit interrupt.

ROM UARTTxIntModeSet

// Sets the operating mode for the UART transmit interrupt.

ROM uDMAChannelAttributeDisable

// Disables attributes of a uDMA channel.

ROM uDMAChannelAttributeEnable

// Enables attributes of a uDMA channel.

ROM_uDMAChannelAttributeGet

// Gets the enabled attributes of a uDMA channel.

ROM uDMAChannelControlSet

// Sets the control parameters for a uDMA channel.

ROM_uDMAChannelDisable

// Disables a uDMA channel for operation.

ROM_uDMAChannelEnable

// Enables a uDMA channel for operation.

ROM_uDMAChannellsEnabled

// Checks if a uDMA channel is enabled for operation.

ROM uDMAChannelModeGet

// Gets the transfer mode for a uDMA channel.

ROM uDMAChannelRequest

// Requests a uDMA channel to start a transfer.

ROM uDMAChannelSelectDefault

// Select the default peripheral for a set of uDMA channels.

ROM uDMAChannelSelectSecondary

// Select the secondary peripheral for a set of uDMA channels.

ROM_uDMAChannelSizeGet

// Gets the current transfer size for a uDMA channel.

ROM uDMAChannelTransferSet

// Sets the transfer parameters for a uDMA channel.

ROM uDMAControlBaseGet

// Gets the base address for the channel control table.

ROM uDMAControlBaseSet

// Sets the base address for the channel control table.

ROM uDMADisable

// Disables the uDMA controller for use.

ROM uDMAEnable

// Enables the uDMA controller for use.

ROM uDMAErrorStatusClear

// Clears the uDMA error interrupt.

ROM uDMAErrorStatusGet

// Gets the uDMA error status.

ROM uDMAIntClear

// Clears uDMA interrupt status.

ROM_uDMAIntStatus

// Gets the uDMA controller channel interrupt status.

ROM UpdateI2C

// Starts an update over the I2C0 interface.

ROM_UpdateSSI

// Starts an update over the SSI0 interface.

ROM_UpdateUART

// Starts an update over the UART0 interface.

ROM USBDevAddrGet

// Returns the current device address in device mode.

ROM USBDevAddrSet

// Sets the address in device mode.

ROM USBDevConnect

// Connects the USB controller to the bus in device mode.

ROM USBDevDisconnect

// Removes the USB controller from the bus in device mode.

ROM USBDevEndpointConfig

// Sets the configuration for an endpoint.

ROM_USBDevEndpointConfigGet

// Gets the current configuration for an endpoint.

ROM USBDevEndpointDataAck

// Acknowledge that data was read from the given endpoint's FIFO in device mode.

ROM USBDevEndpointStall

// Stalls the specified endpoint in device mode.

ROM_USBDevEndpointStallClear

// Clears the stall condition on the specified endpoint in device mode.

ROM USBDevEndpointStatusClear

// Clears the status bits in this endpoint in device mode.

ROM_USBEndpointDataAvail

// Determine the number of bytes of data available in a given endpoint's FIFO.

ROM USBEndpointDataGet

// Retrieves data from the given endpoint's FIFO.

ROM USBEndpointDataPut

// Puts data into the given endpoint's FIFO.

ROM USBEndpointDataSend

// Starts the transfer of data from an endpoint's FIFO.

ROM_USBEndpointDataToggleClear

// Sets the Data toggle on an end oint to zero.

ROM USBEndpointDMAChannel

// Sets the DMA channel to use for a given endpoint.

ROM_USBEndpointDMADisable

// Disable DMA on a given endpoint.

ROM_USBEndpointDMAEnable

// Enable DMA on a given endpoint.

ROM_USBEndpointStatus

// Returns the current status of an endpoint.

ROM USBFIFOAddrGet

// Returns the absolute FIFO address for a given endpoint.

ROM USBFIFOConfigGet

// Returns the FIFO configuration for an endpoint.

ROM_USBFIFOConfigSet

// Sets the FIFO configuration for an endpoint.

ROM USBFIFOFlush

// Forces a flush of an endpoint's FIFO.

ROM_USBFrameNumberGet

// Get the current frame number.

ROM USBHostAddrGet

// Gets the current functional device address for an endpoint.

ROM _USBHostAddrSet

// Sets the functional address for the device that is connected to an endpoint in host mode.

ROM_USBHostEndpointConfig

// Sets the base configuration for a host endpoint.

ROM_USBHostEndpointDataAck

// Acknowledge that data was read from the given endpoint's FIFO in host mode.

ROM_USBHostEndpointDataToggle

// Sets the value data toggle on an endpoint in host mode.

ROM USBHostEndpointStatusClear

// Clears the status bits in this endpoint in host mode.

ROM USBHostHubAddrGet

// Get the current device hub address for this endpoint.

ROM USBHostHubAddrSet

// Set the hub address for the device that is connected to an endpoint.

ROM_USBHostPwrDisable

// Disables the external power pin.

ROM USBHostPwrEnable

// Enables the external power pin.

ROM_USBHostPwrFaultConfig

// Sets the configuration for USB power fault.

ROM_USBHostPwrFaultDisable

// Disables power fault detection.

ROM_USBHostPwrFaultEnable

// Enables power fault detection.

ROM USBHostRequestIN

// Schedules a request for an IN transaction on an endpoint in host mode.

ROM USBHostRequestStatus

// Issues a request for a status IN transaction on endpoint zero.

ROM USBHostReset

// Handles the USB bus reset condition.

ROM USBHostResume

// Handles the USB bus resume condition.

ROM_USBHostSpeedGet

// Returns the current speed of the USB device connected.

ROM_USBHostSuspend

// Puts the USB bus in a suspended state.

ROM USBIntDisable

// Disables the sour es for USB interrupts.

ROM USBIntEnable

// Enables the sources for USB interrupts.

ROM USBIntStatus

// Returns the status of the USB interrupts.

ROM USBModeGet

// Returns the current operating mode of the controller.

ROM USBOTGHostRequest

// This function will enable host negotiation protocol when in device mode.

ROM WatchdogEnable

// Enables the watchdog timer.

ROM WatchdogIntClear

// Clears the watchdog timer interrupt.

ROM_WatchdogIntEnable

// Enables the watchdog timer interrupt.

ROM WatchdogIntStatus

// Gets the current watchdog timer interrupt status.

ROM_WatchdogLock

// Enables the watchdog timer lock mechanism.

ROM_WatchdogLockState

// Gets the state of the watchdog timer lock mechanism.

ROM_WatchdogReloadGet

// Gets the watchdog timer reload value.

ROM_WatchdogReloadSet

// Sets the watchdog timer reload value.

ROM WatchdogResetDisable

// Disables the watchdog timer reset.

ROM WatchdogResetEnable

// Enables the watchdog timer reset.

ROM_WatchdogRunning

// Determines if the watchdog timer is enabled.

ROM_WatchdogStallDisable

// Disables stalling of the watchdog timer during debug events.

ROM_WatchdogStallEnable

// Enables stalling of the watchdog timer during debug events.

ROM_WatchdogUnlock

// Disables the watchdog timer lock mechanism.

ROM_WatchdogValueGet

// Gets the current watchdog timer value.

C Register Quick Reference

| 24 | 20 | 20 | 20 | 07 | 20 | 05 | 0.4 | 00 | 20 | 0.4 | 20 | 10 | 40 | 47 | 10 |
|------------|----------------|--------------|--------------|--------------|----------|---------|------------|------------|------------|---------|-----------|-------|--------|----------|----------|
| 31 15 | 30 14 | 29 13 | 28 12 | 27 11 | 26 10 | 25 9 | 24 8 | 23 7 | 22 6 | 21 5 | 20 | 19 | 18 | 17 | 16 0 |
| | Control | | 14 | - '' | 10 | 9 | 0 | | J | 3 | 7 | J | | ' | - 0 |
| Base 0x4 | 100F.E000 | | | | | | | | | | | | | | |
| DID0, type | e RO, offset | | set - | | | | | 1 | | | | | | | |
| | | VER | | 100 | | | | | | | CLA | | | | |
| DRODGE | ture DAM | -ff4 0×0 | | JOR | | | | | | | MIN | OR | | | |
| PBURCIL | _, type r./vv, | onset uxu | ou, reset u | x0000.7FFD | | | | | | | | | | | |
| | | | | | | | | | | | | | | BORIOR | |
| RIS, type | RO, offset (| 0x050, rese | et 0x0000.0 | 000 | | | | | | | | | | 20111011 | |
| | | | | | | | | | | | | | | | |
| | | | | | | | MOSCPUPRIS | USBPLLLRIS | PLLLRIS | | | | | BORRIS | |
| IMC, type | R/W, offset | 0x054, res | et 0x0000. | .0000 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | MOSCPUPIM | USBPLLLIM | PLLLIM | | | | | BORIM | |
| MISC, typ | e R/W1C, o | ffset 0x058 | , reset 0x0 | 0000.0000 | | | | | | | | | | | |
| | | | | | | | | Hobbinin | DILLAMO | | | | | DODANO | |
| DESC + | oe R/W, offs | of Over | rocot | | | | MOSCPUPMIS | USBPLLLMIS | PLLLMIS | | | | | BORMIS | |
| KEGO, typ | Je IV VV, UITS | et uxuac, I | - JOEL - | | | | | | | | | | | | MOSCFAIL |
| | | | | | | | | | | WDT1 | SW | WDT0 | BOR | POR | EXT |
| RCC, type | R/W, offse | t 0x060, re: | set 0x078E | E.3AD1 | | | | | | | | | | | |
| | | | | ACG | | SY | SDIV | | USESYSDIV | | USEPWMDIV | | PWMDIV | | |
| | | PWRDN | | BYPASS | | | XTAL | | | OSC | SRC | | | IOSCDIS | MOSCDIS |
| PLLCFG, | type RO, of | fset 0x064 | , reset - | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | F | | | | | | | R | | |
| GPIOHBC | TL, type R/ | W, offset 0 | x06C, rese | t 0x0000.00 | 00 | | | | | | | | | | |
| | | | | | | | | | | | DODTE | DODTO | DODTO | DODTD | DODTA |
| PCC2 tur | e R/W, offs | ot 0×070 r | ocat Ov078 | 20 6910 | | | | | | | PORTE | PORTD | PORTC | PORTB | PORTA |
| USERCC2 | | et 0x070, 1 | eset uxu70 | 0.0010 | SYS | DIV2 | | | SYSDIV2LSB | | | | | | |
| COLINOOL | USBPWRDN | PWRDN2 | | BYPASS2 | 0.0 | DIVE | | | | OSCSRC2 | 2 | | | | |
| MOSCCTI | L, type R/W, | , offset 0x0 | 7C, reset 0 | 0x0000.0000 |) | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | CVAL |
| DSLPCLK | CFG, type | R/W, offset | 0x144, res | set 0x0780.0 | 0000 | | | | | | | | | | |
| | | | | | DSDIV | ORIDE | | | | | | | | | |
| nio | == | | | | | | | | | DSOSCSR | С | | | | |
| | L, type R/W | , offset 0x1 | 150, reset (| 0x0000.0000 |) | | | | | | | | | | |
| UTEN | | | | | | CAL | UPDATE | | | | | UT | | | |
| PIOSCST | AT. type RO | offset 0v1 | 54. reset f |)x0000.0040 | | CAL | OFDATE | | | | | UI | | | |
| . 1000017 | , 15 pe 110 | , 51156t UX | , 100010 | | | | | | | | | DT | | | |
| | | | | | | RE | SULT | | | | | CT | | | |
| DID1, type | e RO, offset | 0x004, res | set - | | | | | | | | | | | | |
| | VE | | | | FA | AM | | | | | PAR | TNO | | | |
| | PINCOUNT | | | | | | | | TEMP | | PK | (G | ROHS | Ql | JAL |
| DC0, type | RO, offset | 0x008, res | et 0x005F.0 | 001F | | | | | | | | | | | |
| | | | | | | | | MSZ | | | | | | | |
| | | | | | | | FLA | SHSZ | | | | | | | |
| | | | | | | | | | | | | | | | |

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|-----------|-----------------|--------------|---|-----------|-----------|-----------|-----------|----------|----------|----------|----------|----------|----------|----------|---------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | e RO, offset | _ | | 1 | 10 | · · | | | | | 7 | | | ' | • |
| DO1, typ | e ico, onset | 0.010,163 | WDT1 | | | | CAN0 | | | | PWM | | | ADC1 | ADC0 |
| | MINS | YSDIV | 11011 | MAXAD | C1SPD | MAXAD | C0SPD | MPU | HIB | TEMPSNS | PLL | WDT0 | SWO | SWD | JTAG |
| DC2. type | e RO, offset | | et 0x030F. | | | | | | | | | | 4.1.0 | 4 | |
| , .,p. | 110,011001 | | | | | COMP1 | COMP0 | | | | | TIMER3 | TIMER2 | TIMER1 | TIMERO |
| | I2C1 | | I2C0 | | | | QEI0 | | | SSI1 | SSI0 | | UART2 | UART1 | UART0 |
| DC3, type | e RO, offset | 0x018, res | et 0xBFFF | .8FFF | | | | Į | | | | Į | | | |
| 32KHZ | | CCP5 | CCP4 | CCP3 | CCP2 | CCP1 | CCP0 | ADC0AIN7 | ADC0AIN6 | ADC0AIN5 | ADC0AIN4 | ADC0AIN3 | ADC0AIN2 | ADC0AIN1 | ADC0AIN |
| PWMFAULT | Г | | | C10 | C1PLUS | C1MINUS | C0O | C0PLUS | COMINUS | PWM5 | PWM4 | PWM3 | PWM2 | PWM1 | PWM0 |
| DC4, type | e RO, offset | 0x01C, res | et 0x0004 | F01F | | | | | | | | | | | |
| | | | | | | | | | | | | | PICAL | | |
| CCP7 | CCP6 | UDMA | ROM | | | | | | | | GPIOE | GPIOD | GPIOC | GPIOB | GPIOA |
| DC5, type | e RO, offset | 0x020, res | et 0x0F30. | 003F | | | | | | | | | | | |
| | | | | PWMFAULT3 | PWMFAULT2 | PWMFAULT1 | PWMFAULT0 | | | PWMEFLT | PWMESYNC | | | | |
| | | | | | | | | | | PWM5 | PWM4 | PWM3 | PWM2 | PWM1 | PWM0 |
| DC6, type | e RO, offset | 0x024, res | et 0x0000. | 0013 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | USB0PHY | | | US | B0 |
| DC7, type | e RO, offset | 0x028, res | et 0xFFFF. | FFFF | | | | | | | | | | | |
| | DMACH30 | DMACH29 | DMACH28 | DMACH27 | DMACH26 | DMACH25 | DMACH24 | DMACH23 | DMACH22 | DMACH21 | DMACH20 | DMACH19 | DMACH18 | DMACH17 | DMACH1 |
| DMACH15 | DMACH14 | DMACH13 | DMACH12 | DMACH11 | DMACH10 | DMACH9 | DMACH8 | DMACH7 | DMACH6 | DMACH5 | DMACH4 | DMACH3 | DMACH2 | DMACH1 | DMACH |
| DC8, type | e RO, offset | 0x02C, res | et 0x00FF | 00FF | | | | | | | | | | | |
| | | | | | | | | ADC1AIN7 | ADC1AIN6 | ADC1AIN5 | ADC1AIN4 | ADC1AIN3 | ADC1AIN2 | ADC1AIN1 | ADC1AIN |
| | | | | | | | | ADC0AIN7 | ADC0AIN6 | ADC0AIN5 | ADC0AIN4 | ADC0AIN3 | ADC0AIN2 | ADC0AIN1 | ADC0AIN |
| DC9, type | e RO, offset | 0x190, res | et 0x00FF. | 00FF | | | | | | | | 1 | | | |
| | | | | | | | | | ADC1DC6 | | | | | | |
| | | | | | | | | ADC0DC7 | ADC0DC6 | ADC0DC5 | ADC0DC4 | ADC0DC3 | ADC0DC2 | ADC0DC1 | ADCODC |
| NVMSIA | T, type RO, o | Offset UX1A | .U, reset Ux | 0000.0001 | | | | I | | | | I | | | |
| | | | | | | | | | | | | | | | FWB |
| BCCC0 4 | tuno B/M of | foot Ov100 | rooot OvO | 0000040 | | | | | | | | | | | LAAD |
| RCGCU, I | type R/W, of | iset ux iuu, | WDT1 | 0000040 | | | CAN0 | | | | PWM | | | ADC1 | ADC0 |
| | | | WDII | MAXAD | C1SPD | ΜΔΥΔΓ | CANU | | HIB | | FVVIVI | WDT0 | | ADCT | ADCO |
| SCGC0 t | type R/W, of | feat Ov110 | reset OvO | | 70 101 D | WAC | 70001 D | | TIID | | | WD10 | | | |
| JUJUU, 1 | ., pe 10 vv, 01 | | WDT1 | | | | CAN0 | | | | PWM | | | ADC1 | ADC0 |
| | | | .,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, | MAXAE | C1SPD | MAXAE | COSPD | | HIB | | . **!*! | WDT0 | | | . 1200 |
| DCGC0. 1 | type R/W, of | fset 0x120. | reset 0x0 | | | | | | | | | | | | |
| -,- | . , | | WDT1 | | | | CAN0 | | | | PWM | | | ADC1 | ADC0 |
| | | | | | | | | | HIB | | | WDT0 | | | |
| RCGC1, 1 | type R/W, of | fset 0x104, | reset 0x0 | 0000000 | | | | | | | | | | | |
| | | | | | | COMP1 | COMP0 | | | | | TIMER3 | TIMER2 | TIMER1 | TIMERO |
| | I2C1 | | 12C0 | | | | QEI0 | | | SSI1 | SSI0 | | UART2 | UART1 | UART0 |
| SCGC1, t | type R/W, of | fset 0x114, | reset 0x0 | 0000000 | | | | | | | | | | | |
| | | | | | | COMP1 | COMP0 | | | | | TIMER3 | TIMER2 | TIMER1 | TIMERO |
| | I2C1 | | I2C0 | | | | QEI0 | | | SSI1 | SSI0 | | UART2 | UART1 | UART0 |
| DCGC1, 1 | type R/W, of | fset 0x124, | reset 0x0 | 0000000 | | | | | | | | | | | |
| | | | | | | COMP1 | COMP0 | | | | | TIMER3 | TIMER2 | TIMER1 | TIMERO |
| | I2C1 | | I2C0 | | | | QEI0 | | | SSI1 | SSI0 | | UART2 | UART1 | UART0 |
| RCGC2, 1 | type R/W, of | fset 0x108, | reset 0x0 | 000000 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | USB0 |
| | | UDMA | | | | | | | | | GPIOE | GPIOD | GPIOC | GPIOB | GPIOA |

| 0.4 | 00 | 00 | 00 | 07 | 00 | 05 | 0.4 | 00 | 00 | 04 | 00 | 10 | 40 | 47 | 40 |
|------------|---|---------------|---|---|---|---------|---------|-----------|------------|----------|--------|---------|-----------|---------------------------------------|---------------|
| 31 15 | 30 14 | 29 13 | 28 12 | 27 | 26 10 | 25 9 | 24 8 | 23 7 | 22 6 | 21 5 | 20 | 19 3 | 18 2 | 17 | 16 |
| | | | | <u> </u> | 10 | 9 | 0 | | 0 | 3 | 4 |] 3 | | ' | |
| SUGUZ, t | ype R/W, of | TSET UX118, | reset uxuu | 000000 | | | | | | | | | | | LICDO |
| | | UDMA | | | | | | | | | GPIOE | GPIOD | GPIOC | GPIOB | USB0 GPIOA |
| DCCC2 4 | nuna D/M ad | | | | | | | | | | GFIOE | GFIOD | GFIOC | GFIOB | GFIOA |
| DCGC2, t | ype R/W, of | iset ux126, | , reset uxut | 1000000 | | | | | | | | | | | LIODO |
| | | UDMA | | | | | | | | | GPIOE | GPIOD | GPIOC | GPIOB | USB0 GPIOA |
| CDCD0 4 | ype R/W, of | | 0×00 | 1000000 | | | | | | | GFIOE | GFIOD | GFIOC | GFIOB | GFIOA |
| SKCKU, I | ype R/vv, or | isel uxu4u, | WDT1 | | | | CAN0 | | | | PWM | | | ADC1 | ADC0 |
| | | | WDII | | | | CANU | | HIB | | PVVIVI | WDT0 | | ADCT | ADCU |
| SPCP1 + | ype R/W, of | feat 0x044 | rosot Ov00 | 1000000 | | | | | TIID | | | VVD10 | | | |
| SKCK1, t | ype K/VV, OI | 1561 02044, | Teset uxuu | | | COMP1 | COMP0 | | | | | TIMER3 | TIMER2 | TIMER1 | TIMER0 |
| | I2C1 | | I2C0 | | | COMPT | QEI0 | | | SSI1 | SSI0 | HIVIERS | UART2 | UART1 | UART0 |
| SPCP2 + | ype R/W, of | feat 0v048 | | 1000000 | | | QLIO | | | 0011 | 0010 | | OARTZ | OAKTT | OAITTO |
| SKCKZ, t | ype K/VV, OI | ISEL UXU40, | Teset uxuu | | | | | | | | | | | | USB0 |
| | | UDMA | | | | | | | | | GPIOE | GPIOD | GPIOC | GPIOB | GPIOA |
| Llibarra | otion M- | | | | | | | | | | O. IOL | 0.100 | 3. 100 | 0. 100 | OI TOA |
| | ation Mo 400F.C000 | | | | | | | | | | | | | | |
| | | | 0 ===================================== | 2000 0000 | | | | | | | | | | | |
| півкі сс | type RO, o | onset uxuu | u, reset uxt | ,000.0000 | | | DT | 00 | | | | | | | |
| | | | | | | | | CC | | | | | | | |
| LIBBTON | IO tuno D/M | / offoot Ovi | 004 rooot (| VEEEE EE | ======================================= | | IXI | | | | | | | | |
| HIBRICI | 10, type R/W | v, onset ux | ou4, reset t | ,XFFFF.FFF | - F | | DT | 2MO | | | | | | | |
| | | | | | | | | CM0 | | | | | | | |
| LIBBTON | 11, type R/W | / offoot Ovi | 000 rooot (| VEEEE EE | ======================================= | | IXIX | JIVIO | | | | | | | |
| HIBRICIV | ii, type R/W | v, onset ux | oo, reset t | ,XFFFF.FFF | -F | | DT | CM1 | | | | | | | |
| | | | | | | | | CM1 | | | | | | | |
| LIBBTCI | D, type R/W | L offeet Ovi | nnc rosot (| | | | | JIVI 1 | | | | | | | |
| IIIDIKIOL | D, type IVI | i, onset ox | , 16361 | ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, | • • | | DT | CLD | | | | | | | |
| | | | | | | | | CLD | | | | | | | |
| HIBCTL | type R/W, o | ffset OxO10 | reset 0x8 | 000 0000 | | | | | | | | | | | |
| WRC | .,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, | | , 10001 020 | | | | | | | | | | | | |
| WILO | | | | | | | VDD3ON | VABORT | CLK32EN | LOWBATEN | PINWEN | RTCWEN | CLKSEL | HIBREO | RTCEN |
| HIRIM tv | pe R/W, offs | set 0x014 r | eset 0x000 | 0,000 | | | 12200.1 | I William | 02.1022.11 | | | | OLITOLL | · · · · · · · · · · · · · · · · · · · | |
| , су | po ratt, one | JCT 0X0 14, 1 | | | | | | | | | | | | | |
| | | | | | | | | | | | | EXTW | LOWBAT | RTCALT1 | RTCALTO |
| HIBRIS t | ype RO, off | set 0x018 | reset OxOO(| 00 0000 | | | | | | | | 271111 | 20112/11 | 1110/1211 | |
| THE THE | ype ito, on | | COCT OXOG | | | | | | | | | | | | |
| | | | | | | | | | | | | EXTW | LOWBAT | RTCALT1 | RTCALTO |
| HIBMIS. t | ype RO, off | set 0x01C. | reset 0x00 | 00.0000 | | | | | | | | | | | |
| | ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, | | | | | | | | | | | | | | |
| | | | | | | | | | | | | EXTW | LOWBAT | RTCALT1 | RTCALTO |
| HIBIC. tvi | pe R/W1C, o | offset 0x02 | O. reset Oví | 0000.0000 | | | | | | | | | 12.727.11 | 25 12. 1 | |
| , ۱ | | | ., | | | | | | | | | | | | |
| | | | | | | | | | | | | EXTW | LOWBAT | RTCALT1 | RTCALTO |
| HIBRTOT | , type R/W, | offset 0v02 | 4 reest for | 0000 7FFF | | | | | | | | | 20.70711 | 57 (E11 | 5/12/ |
| | , type tow, | J.1361 UAUZ | , 16361 UX | 5500.711F | | | | | | | | | | | |
| | | | | | | | TE | l RIM | | | | | | | |
| HIRDATA | , type R/W, | offset nyna | :0-0x12C ≈ | eset - | | | | | | | | | | | |
| DUAIA | , type M/VV, | CHISCL UNUS | -UA 12U, II | - | | | D. | ΓD | | | | | | | |
| | | | | | | | | ΓD | | | | | | | |
| | | | | | | | K | | | | | | | | |

| | | | | | | | | | | | | _ | | | 1 |
|---------------------|---|--------------|---|-------------|-----------|----|-------|------------------|----|----|----|-------|---------|--------|--------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Internal | | | | | | | | | | | | | | | |
| Flash M Base 0x4 | | | s (Flash | Contro | Offset) | | | | | | | | | | |
| FMA, type | R/W, offse | t 0x000, re | set 0x0000 | .0000 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | OFF | SET | | | | | | | |
| FMD, type | R/W, offse | t 0x004, re | set 0x0000 | .0000 | | | | | | | | | | | |
| | | | | | | | | ATA | | | | | | | |
| | | | | | | | DA | ATA | | | | | | | |
| FMC, type | R/W, offse | t 0x008, re | set 0x0000 | .0000 | | | NA/D | KEV | | | | | | | |
| | | | | | | | WK | KEY I | | | | COMT | MERASE | EDASE | WRITE |
| ECRIS typ | a PO offs | et 0v00C r | eset 0x000 | 0.000 | | | | | | | | OOWIT | WEIVAGE | LIVAOL | WIKITE |
| 1 01410, 13 p | ,c 110, 0110 | | COUL OXOGO | | | | | | | | | | | | |
| | | | | | | | | | | | | | | PRIS | ARIS |
| FCIM, type | R/W, offs | et 0x010, re | eset 0x0000 | 0.0000 | | | | | | | | | | | I. |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | PMASK | AMASK |
| FCMISC, ty | ype R/W1C | , offset 0x | 014, reset 0 | x0000.000 | 0 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | PMISC | AMISC |
| FMC2, type | e R/W, offs | et 0x020, r | eset 0x000 | 0.0000 | | | | | | | | | | | |
| | | | | | | | WR | KEY | | | | | | | WEBLIE |
| EMBYAL 4 | hima DAM | - ff 4 0×02 | 0. ==================================== | 0000 0000 | | | | | | | | | | | WRBUF |
| FWBVAL, t | type R/vv, c | onset uxus | u, reset uxt | 0000.0000 | | | EW | 'B[n] | | | | | | | |
| | | | | | | | | 'B[n] | | | | | | | |
| FWBn, typ | e R/W, offs | set 0x100 - | 0x17C, res | et 0x0000. | 0000 | | | | | | | | | | |
| , ,,, | | | , | | | | DA | ATA | | | | | | | |
| | | | | | | | DA | ATA | | | | | | | |
| FCTL, type | R/W, offs | et 0x0F8, re | eset 0x000 | 0.0000 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | USDACK | USDREQ |
| Internal | Memor | y | | | | | | | | | | | | | |
| Memory Base 0x4 | | | tem Con | trol Off | set) | | | | | | | | | | |
| RMCTL, ty | pe R/W1C | offset 0x0 | F0, reset - | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | BA |
| RMVER, ty | pe RO, off | set 0x0F4, | reset 0x05 | 05.0400 | | | | | | | | | | | |
| | | | | NT | | | | | | | | IZE | | | |
| | | | | ER | | | | | | | R | EV | | | |
| FMPRE0, t | ype R/W, o | offset 0x130 | 0 and 0x20 | 0, reset 0x | FFFF.FFFF | | DEAD | ENIAD! E | | | | | | | |
| | | | | | | | | ENABLE ENABLE | | | | | | | |
| FMPPE0, t | vne P/M - | offeet Nv12 | 1 and 0×404 | n reent nu | FFFF | | KEAD_ | LINABLE | | | | | | | |
| i WIFFEU, T | ype R/VV, C | miset UX 134 | + anu UX4UI | v, reset ux | | | PROG | ENABLE | | | | | | | |
| | | | | | | | | ENABLE | | | | | | | |
| USER DR | G. type R/\ | N. offset Ox | (1D0, reset | 0xFFFF.FI | FFE | | | | | | | | | | |
| NW | .,.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, | , = | _ 5, . 5551 | | | | | DATA | | | | | | | |
| | | | | | | D | ATA | | | | | | | DBG1 | DBG0 |
| | | | | | | | | | | | | | | | |

| | | | | | | | | | | | | 1 | | 1 | 1 |
|---|---|--------------|-------------------------------------|-----------------|----------|---------|---------|-----------|-----|-----|----|-------------|---------|----------|----------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | G0, type R/ | W, offset 0 | x1E0, rese | t 0xFFFF.FF | -FF | | | | | | | | | | |
| NW | | | | | | | | DATA | | | | | | | |
| | | | | | | | DA | TA | | | | | | | |
| | G1, type R/ | W, offset 0: | x1E4, rese | t 0xFFFF.FF | FFF | | | | | | | | | | |
| NW | | | | | | | | DATA | | | | | | | |
| | | | | | | | DA | ιΤΑ | | | | | | | |
| USER_REG | G2, type R/ | W, offset 0 | x1E8, rese | t 0xFFFF.FF | FFF | | | | | | | | | | |
| NW | | | | | | | | DATA | | | | | | | |
| | | | | | | | DA | ıΤΑ | | | | | | | |
| USER_REG | G3, type R/ | W, offset 0: | x1EC, rese | et 0xFFFF.F | FFF | | | | | | | | | | |
| NW | | | | | | | | DATA | | | | | | | |
| | | | | | | | DA | τA | | | | | | | |
| FMPRE1, ty | type R/W, o | ffset 0x204 | i, reset 0x0 | 0000.0000 | | | | | | | | | | | |
| | | | | | | | READ_I | ENABLE | | | | | | | |
| | | | | | | | | ENABLE | | | | | | | |
| FMPRE2, ty | type R/W, o | ffset 0x208 | 3, reset 0x0 | 0000.0000 | | | | | | | | | | | |
| | | | | | | | READ I | ENABLE | | | | | | | |
| | | | | | | | | ENABLE | | | | | | | |
| FMPRE3, ty | type R/W. o | ffset 0x200 | C. reset 0x(| 0000.0000 | | | | | | | | | | | |
| | .,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, | | ,, | | | | READ I | ENABLE | | | | | | | |
| | | | | | | | | ENABLE | | | | | | | |
| FMPPE1, ty | uno D/M o | ffoot 0v404 | rooot OvO | 2000 0000 | | | NEAD_I | LIVADEL | | | | | | | |
| rivirr⊏ i, t | ype R/vv, o | 11561 03404 | , reset uxu | 0000.0000 | | | BBOO | ENIA DI E | | | | | | | |
| | | | | | | | | ENABLE | | | | | | | |
| | | | | | | | PRUG_ | ENABLE | | | | | | | |
| FMPPE2, ty | ype R/W, o | ffset 0x408 | , reset 0x0 | 0000.0000 | | | | | | | | | | | |
| | | | | | | | | ENABLE | | | | | | | |
| | | | | | | | PROG_ | ENABLE | | | | | | | |
| FMPPE3, ty | ype R/W, o | ffset 0x40C | ;, reset 0x0 | 0000.0000 | | | | | | | | | | | |
| | | | | | | | | ENABLE | | | | | | | |
| | | | | | | | PROG_ | ENABLE | | | | | | | |
| Micro Di | irect Me | mory Ac | cess (µ | DMA) | | | | | | | | | | | |
| μDMA C | Channel | Control | Structur | re (Offse | t from C | Channel | Control | Table Ba | se) | | | | | | |
| Base n/a | | | | | | | | | | | | | | | |
| DMASRCE | NDP, type | R/W, offset | 0x000, res | set - | | | | | | | | | | | |
| | | | | | | | AD | DR | | | | | | | |
| | | | | | | | AD | DR | | | | | | | |
| DMADSTE | NDP, type | R/W, offset | 0x004, res | set - | | | | | | | | | | | |
| | | | | | | | AD | DR | | | | | | | |
| | | | | | | | AD | DR | | | | | | | |
| | L, type R/\ | V, offset 0x | | - | | | | | | | | | | | |
| DMACHCT | , -, , , , , , , , , , , | | SIZE | SRC | INC | SRC | SIZE | | | | | | | ARP | SIZE |
| DSTI | INC | 0818 | | 5.10 | | | | | | | | NXTUSEBURST | | | |
| DSTI | | DS18 | J.L.L | | | XEE | RSIZF | | | | | | | XFERI/// | |
| DSTI ARBS | SIZE | | | DMA) | | XFEF | RSIZE | | | | | | | XFERMOD | |
| DSTI ARBS | SIZE irect Me | mory Ac | ccess (µ | | | | RSIZE | | | | | | | XFERMODI | - |
| DSTI ARBS | SIZE irect Me Registers | mory Ac | ccess (µ | DMA) DMA Bas | se Addro | | RSIZE | | | | | | | XFERMODI | <u> </u> |
| DSTI ARBS Micro Di µDMA R | irect Me Registers 00F.F000 | mory Ac | ccess (µl | DMA Bas | se Addro | | RSIZE | | | | | | | XFERMODI | - |
| ARBS Micro Di µDMA R Base 0x40 | irect Me Registers 00F.F000 | mory Ac | ccess (µl | DMA Bas | se Addro | | RSIZE | | | | | [| DMACHAN | | E |
| ARBS Micro Di µDMA R Base 0x40 | irect Me Registers 00F.F000 | mory Ac | ccess (µl | DMA Bas | se Addro | | RSIZE | | ST | ATE | | 1 | | | MASTEN |
| ARBS Micro Di µDMA R Base 0x40 | irect Me Registers 00F.F000 type RO, o | mory Ac | ccess (µ from µE 0, reset 0x0 | DMA Bas | se Addro | | RSIZE | | ST | ATE | | 1 | | | |
| DSTI ARBS Micro Di µDMA R Base 0x40 DMASTAT, | irect Me Registers 00F.F000 type RO, o | mory Ac | ccess (µ from µE 0, reset 0x0 | DMA Bas | se Addre | | RSIZE | | ST | ATE | | | | | |

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|-----------|--------------|---|--------------|----------------|------------|----|------|--------------|----|----|----|-----|----|----|----------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| DMACTLI | BASE, type | R/W, offse | t 0x008, res | set 0x0000. | .0000 | | | | | | | 1 | | | <u> </u> |
| | | | | | | | ΑĽ | DDR | | | | | | | |
| | | AD | DDR | | | | | | | | | | | | |
| DMAALT | BASE, type | RO, offset | 0x00C, res | et 0x0000. | 0200 | | | | | | | | | | |
| | | | | | | | AD | DDR | | | | | | | |
| | | | | | | | AD | DDR | | | | | | | |
| DMAWAIT | TSTAT, type | RO, offset | t 0x010, res | et 0x0000. | 0000 | | | | | | | | | | |
| | | | | | | | | REQ[n] | | | | | | | |
| DMAOWE | NEO 4 14 | 10 -5540 | 044 | | | | WAII | REQ[n] | | | | | | | |
| DIMASWR | REQ, type W | O, onset u | IXU14, reset | i - | | | SWE | REQ[n] | | | | | | | |
| | | | | | | | | EQ[n] | | | | | | | |
| DMAUSE | BURSTSET | type R/W. | offset 0x01 | 18. reset 0x | (0000.0000 | | | | | | | | | | |
| | | , ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, | | ., | | | SE | T[n] | | | | | | | |
| | | | | | | | | T[n] | | | | | | | |
| DMAUSE | BURSTCLR | type WO, | , offset 0x0 | 1C, reset - | | | | | | | | | | | |
| | | | | | | | CL | R[n] | | | | | | | |
| | | | | | | | CL | R[n] | | | | | | | |
| DMAREQ | MASKSET, | type R/W, | offset 0x02 | 0, reset 0x | 0000.0000 | | | | | | | | | | |
| | | | | | | | | T[n] | | | | | | | |
| | | | | | | | SE | T[n] | | | | | | | |
| DMAREQ | MASKCLR, | type WO, | offset 0x02 | 4, reset - | | | | Dr. 1 | | | | | | | |
| | | | | | | | | R[n] R[n] | | | | | | | |
| DMΔENΔ | SET, type R | /W offset | 0x028 rese | t 0×0000 0 | 000 | | - CL | IX[II] | | | | | | | |
| DINALITA | OL I, type I | JVV, OHSEC | 0,020,1636 | . 020000.0 | - | | SE | T[n] | | | | | | | |
| | | | | | | | | T[n] | | | | | | | |
| DMAENA | CLR, type V | NO, offset | 0x02C, rese | et - | | | | | | | | | | | |
| | | | | | | | CL | R[n] | | | | | | | |
| | | | | | | | CL | R[n] | | | | | | | |
| DMAALTS | SET, type R | /W, offset (| 0x030, reset | 0x0000.00 | 000 | | | | | | | | | | |
| | | | | | | | SE | T[n] | | | | | | | |
| | | | | | | | SE | T[n] | | | | | | | |
| DMAALT | CLR, type V | /O, offset (| 0x034, rese | t - | | | | | | | | | | | |
| | | | | | | | | R[n] | | | | | | | |
| DMADDIC | OSET, type I | D/M offoot | 0.020 | ~+ 0×0000 (| 2000 | | CL | R[n] | | | | | | | |
| DIVIARRIC | JS⊑1, type i | Www, onset | uxuso, res | et uxuuuu.t | ,000 | | SE | T[n] | | | | | | | |
| | | | | | | | | T[n] | | | | | | | |
| DMAPRIC | OCLR, type | WO, offset | 0x03C, res | et - | | | | | | | | | | | |
| | | | | | | | CL | R[n] | | | | | | | |
| | | | | | | | CL | R[n] | | | | | | | |
| DMAERR | CLR, type F | R/W, offset | 0x04C, res | et 0x0000.0 | 0000 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | ERRCLF |
| DMACHA | LT, type R/\ | N, offset 0 | x500, reset | 0x0000.000 | 00 | | | | | | | | | | |
| | | | | | | | | LT[n] | | | | | | | |
| DMAR | nhIDO # | DO -# | 0vEF0 | ot 0:-0000 | 0020 | | CHA | LT[n] | | | | | | | |
| DIVIAPERI | phID0, type | KU, offset | uxr⊨U, res | et UXUUU0.(| UU3U | | | | | | | | | | |
| | | | | | | | | | | | D | ID0 | | | |
| | | | | | | | | | | | | | | | |

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | |
|--|---|--|--|---|------|----|----|----|----|----|----------|------------|----|----|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| DMAPeriph | ID1, type I | RO, offset | 0xFE4, res | et 0x0000.0 | 00B2 | | | | | | | | | | |
| | , ,, | <u> </u> | | | | | | | | | | | | | |
| | | | | | | | | | | | DI | l D1 | | | |
| | | | | | | | | | | | FI | וט | | | |
| DMAPeriph | ID2, type I | RO, offset | 0xFE8, res | et 0x0000.0 | 000B | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | PI | D2 | | | |
| DMAPeriph | ID3. type I | RO. offset | 0xFEC. res | set 0x0000. | 0000 | | | | | | | | | | |
| | -, -, | | , , , | | | | | | | | | | | | |
| | | | | | | | | | | | DI | <u> </u> | | | |
| | | | | | | | | | | | PI | D3 | | | |
| DMAPeriph | ID4, type I | RO, offset | 0xFD0, res | et 0x0000.0 | 0004 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | PI | D4 | | | |
| DMAPCelli | D0. type R | O. offset 0 | xFF0. rese | t 0x0000.00 | 10D | | | | | | | | | | |
| | , -, -, | -, | | | | | | | | | | | | | |
| | | | | | | | | | | | | D0 | | | |
| | | | | | | | | | | | CI | D0 | | | |
| DMAPCelli | D1, type R | O, offset 0 | xFF4, rese | t 0x0000.00 | F0 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | CI | D1 | | | |
| DMAPC | D2 type P | O. offset f | xFF8 rese | t 0x0000.00 | 05 | | | | | | | | | | |
| - mrai Geilli | , type K | _, J.1361 U | 0, 1636 | . 525550.00 | .50 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | CI | D2 | | | |
| DMAPCelli | D3, type R | O, offset 0 | xFFC, rese | t 0x0000.00 |)B1 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | CI | D3 | | | |
| GPIO Port GPIO Port GPIO Port GPIO Port GPIO Port | t A (APB) t A (AHB) t B (APB) t B (AHB) t C (APB) | base: 0x base: 0x base: 0x base: 0x base: 0x | 4000.4000 4005.8000 4000.5000 4005.9000 4000.6000 | 0 0 0 | | | | | | | Ci | Д 3 | | | |
| GPIO Port GPIO Port GPIO Port GPIO Port GPIO Port GPIO Port GPIO Port GPIO Port | t A (APB) t A (AHB) t B (APB) t B (AHB) t C (APB) t C (AHB) t D (APB) t D (AHB) | base: 0x base: 0x base: 0x base: 0x base: 0x base: 0x base: 0x base: 0x | 4000.4000 4005.8000 4000.5000 4005.9000 4000.6000 4005.A00 4000.7000 | 0 0 0 0 0 0 0 0 | | | | | | | G | В | | | |
| GPIO Pori GPIO Pori GPIO Pori GPIO Pori GPIO Pori GPIO Pori GPIO Pori GPIO Pori GPIO Pori | t A (APB) t A (AHB) t B (APB) t B (AHB) t C (APB) t C (AHB) t D (APB) t D (AHB) t E (APB) | base: 0x base: 0x base: 0x base: 0x base: 0x base: 0x base: 0x base: 0x base: 0x base: 0x | 4000.4000 4005.8000 4000.5000 4005.9000 4000.6000 4005.A000 4000.7000 | 0 0 0 0 0 0 0 0 | | | | | | | G | D3 | | | |
| GPIO Pori GPIO Pori GPIO Pori GPIO Pori GPIO Pori GPIO Pori GPIO Pori GPIO Pori GPIO Pori | t A (APB) t A (AHB) t B (APB) t B (AHB) t C (APB) t C (AHB) t D (APB) t D (AHB) t E (APB) t E (AHB) | base: 0x base: 0x base: 0x base: 0x base: 0x base: 0x base: 0x base: 0x base: 0x | 4000.4000 4005.8000 4000.5000 4005.9000 4000.6000 4005.A000 4000.7000 4005.B000 4005.C000 | 0 0 0 0 0 0 0 0 | | | | | | | G | D3 | | | |
| GPIO Pori GPIO Pori GPIO Pori GPIO Pori GPIO Pori GPIO Pori GPIO Pori GPIO Pori GPIO Pori | t A (APB) t A (AHB) t B (APB) t B (AHB) t C (APB) t C (AHB) t D (APB) t D (AHB) t E (APB) t E (AHB) | base: 0x base: 0x base: 0x base: 0x base: 0x base: 0x base: 0x base: 0x base: 0x | 4000.4000 4005.8000 4000.5000 4005.9000 4000.6000 4005.A000 4000.7000 4005.B000 4005.C000 | 0 0 0 0 0 0 0 0 | | | | | | | G | D3 | | | |
| GPIO Port | t A (APB) t A (AHB) t B (APB) t B (AHB) t C (APB) t C (AHB) t D (APB) t D (AHB) t E (APB) t E (AHB) | base: 0x base: 0x base: 0x base: 0x base: 0x base: 0x base: 0x base: 0x base: 0x | 4000.4000 4005.8000 4000.5000 4005.9000 4000.6000 4005.A000 4000.7000 4005.B000 4005.C000 | 0 0 0 0 0 0 0 0 | | | | | | | | | | | |
| GPIO Port | t A (APB) t A (AHB) t B (APB) t B (AHB) t C (APB) t C (AHB) t D (AHB) t D (AHB) t E (APB) t E (AHB) | base: 0x base: 0x base: 0x base: 0x base: 0x base: 0x base: 0x base: 0x base: 0x base: 0x | 4000.4000 4005.8000 4000.5000 4000.5000 4000.6000 4005.A000 4005.B000 4002.4000 4005.C00 | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | | | | | | | | L | | | |
| GPIO Port | t A (APB) t A (AHB) t B (APB) t B (AHB) t C (APB) t C (AHB) t D (AHB) t D (AHB) t E (APB) t E (AHB) | base: 0x base: 0x base: 0x base: 0x base: 0x base: 0x base: 0x base: 0x base: 0x base: 0x | 4000.4000 4005.8000 4000.5000 4005.9000 4000.6000 4005.A000 4000.7000 4005.B000 4005.C000 | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | | | | | | | | | | | |
| GPIO Port GPIO Port | t A (APB) t A (AHB) t B (APB) t B (AHB) t C (APB) t C (AHB) t D (AHB) t D (AHB) t E (APB) t E (AHB) | base: 0x base: 0x base: 0x base: 0x base: 0x base: 0x base: 0x base: 0x base: 0x base: 0x | 4000.4000 4005.8000 4000.5000 4000.5000 4000.6000 4005.A000 4005.B000 4002.4000 4005.C00 | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | | | | | | | | | | | |
| GPIO Port GPIO Port | t A (APB) t A (AHB) t B (APB) t B (AHB) t C (APB) t C (AHB) t D (AHB) t D (AHB) t E (APB) t E (AHB) | base: 0x base: 0x base: 0x base: 0x base: 0x base: 0x base: 0x base: 0x base: 0x base: 0x | 4000.4000 4005.8000 4000.5000 4000.5000 4000.6000 4005.A000 4005.B000 4002.4000 4005.C00 | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | | | | | | | DA | | | | |
| GPIO Por GPIO Por GPIODATA | t A (APB) t A (AHB) t B (AHB) t B (APB) t C (APB) t C (APB) t C (AHB) t D (APB) t D (APB) t E (AHB) t E (AHB) t E (AHB) | base: 0x base: 0x base: 0x base: 0x base: 0x base: 0x base: 0x base: 0x base: 0x base: 0x | 4000.4000 4005.8000 4000.5000 4000.6000 4005.9000 4005.800 4005.800 4005.800 4005.000 000, reset 0 | 000000000000000000000000000000000000000 | | | | | | | DA | L NTA | | | |
| GPIO Port GPIO Port | t A (APB) t A (AHB) t B (AHB) t B (APB) t C (APB) t C (APB) t C (AHB) t D (APB) t D (APB) t E (AHB) t E (AHB) t E (AHB) | base: 0x base: 0x base: 0x base: 0x base: 0x base: 0x base: 0x base: 0x base: 0x base: 0x | 4000.4000 4005.8000 4000.5000 4000.5000 4000.6000 4005.A000 4005.B000 4002.4000 4005.C00 | 000000000000000000000000000000000000000 | | | | | | | DA | L NTA | | | |
| GPIO Por GPIO Por GPIODATA | t A (APB) t A (AHB) t B (AHB) t B (APB) t C (APB) t C (APB) t C (AHB) t D (APB) t D (APB) t E (AHB) t E (AHB) t E (AHB) | base: 0x base: 0x base: 0x base: 0x base: 0x base: 0x base: 0x base: 0x base: 0x base: 0x | 4000.4000 4005.8000 4000.5000 4000.6000 4005.9000 4005.800 4005.800 4005.800 4005.000 000, reset 0 | 000000000000000000000000000000000000000 | | | | | | | DA | LTA IR | | | |
| GPIO Por GPIO Por GPIODATA | t A (APB) t A (AHB) t A (AHB) t B (AHB) t B (AHB) t C (APB) t C (AHB) t C (AHB) t D (AHB) t D (AHB) t E (AHB) t E (AHB) t E (AHB) | base: 0x | 4000.4000 4005.8000 4005.9000 4005.9000 4005.9000 4005.A000 4005.R000 4005.C000 000, reset 000 | 000.0000 | | | | | | | DA | L NTA | | | |
| GPIO Por GPIO Por GPIODATA | t A (APB) t A (AHB) t A (AHB) t B (AHB) t B (AHB) t C (APB) t C (AHB) t C (AHB) t D (AHB) t D (AHB) t E (AHB) t E (AHB) t E (AHB) | base: 0x | 4000.4000 4005.8000 4000.5000 4000.6000 4005.9000 4005.800 4005.800 4005.800 4005.000 000, reset 0 | 000.0000 | | | | | | | DA | LTA IR | | | |
| GPIO Por GPIO Por GPIODATA | t A (APB) t A (AHB) t A (AHB) t B (AHB) t B (AHB) t C (APB) t C (AHB) t C (AHB) t D (AHB) t D (AHB) t E (AHB) t E (AHB) t E (AHB) | base: 0x | 4000.4000 4005.8000 4005.9000 4005.9000 4005.9000 4005.A000 4005.R000 4005.C000 000, reset 000 | 000.0000 | | | | | | | DA | LTA IR | | | |
| GPIO Pori GPIO Pori GPIO Pori GPIO Pori GPIO Pori GPIO Pori GPIO Pori GPIO Pori GPIO Pori GPIO Pori GPIODATA | t A (APB) t A (AHB) t A (AHB) t B (AHB) t B (AHB) t C (APB) t C (AHB) t C (AHB) t D (AHB) t D (AHB) t E (AHB) t E (AHB) t E (AHB) | base: 0x | 4000.4000 4005.8000 4005.9000 4005.9000 4005.9000 4005.A000 4005.R000 4005.C000 000, reset 000 | 000.0000 | | | | | | | DA D | LTA IR | | | |
| GPIO Pori GPIO Pori GPIODIR, t | t A (APB) t A (AHB) t A (AHB) t B (APB) t B (APB) t C (APB) t C (APB) t D (APB) t D (APB) t E (APB) t E (APB) t E (APB) | base: 0x | 4000.4000 4005.8000 4000.5000 4000.5000 4000.6000 4005.A00 4005.B00 4005.C00 000, reset 0 0, reset 0x0 | 0000.0000 | | | | | | | DA D | IR S | | | |
| GPIO Pori GPIO Pori GPIODIR, t | t A (APB) t A (AHB) t A (AHB) t B (APB) t B (APB) t C (APB) t C (APB) t D (APB) t D (APB) t E (APB) t E (APB) t E (APB) | base: 0x | 4000.4000 4005.8000 4005.9000 4005.9000 4005.9000 4005.A000 4005.R000 4005.C000 000, reset 000 | 0000.0000 | | | | | | | DA D | IR S | | | |
| GPIO Pori GPIO FIO FIO Pori GPIODIR, t | t A (APB) t A (AHB) t A (AHB) t B (APB) t B (APB) t C (APB) t C (APB) t D (APB) t D (APB) t E (APB) t E (APB) t E (APB) | base: 0x | 4000.4000 4005.8000 4000.5000 4000.5000 4000.6000 4005.A00 4005.B00 4005.C00 000, reset 0 0, reset 0x0 | 0000.0000 | | | | | | | DA D | IR IR S BE | | | |
| GPIO Pori GPIO FIO FIO Pori GPIODIR, t | t A (APB) t A (AHB) t A (AHB) t B (APB) t B (APB) t C (APB) t C (APB) t D (APB) t D (APB) t E (APB) t E (APB) t E (APB) | base: 0x | 4000.4000 4005.8000 4000.5000 4000.5000 4000.6000 4005.A00 4005.B00 4005.C00 000, reset 0 0, reset 0x0 | 0000.0000 | | | | | | | DA D | IR S | | | |
| GPIO Pori GPIO FIO SEPIOLE, type GPIOIBE, type GPIOIBE, type | t A (APB) t A (AHB) t A (AHB) t B (AHB) t B (AHB) t C (APB) t C (APB) t C (AHB) t D (AHB) t D (AHB) t E (AHB) t E (APB) t E (AHB) | base: 0x bas | 4000.4000 4005.8000 4000.5000 4000.5000 4000.6000 4005.A00 4005.B00 4005.C00 000, reset 0 0, reset 0x0 | 0000.0000 0000.0000 | | | | | | | DA D | IR IR S BE | | | |
| GPIO Pori GPIO FIO SEPIOLE, type GPIOIE, type | t A (APB) t A (AHB) t A (AHB) t B (AHB) t B (AHB) t C (APB) t C (APB) t C (AHB) t D (AHB) t D (AHB) t E (AHB) t E (APB) t E (AHB) | base: 0x bas | 4000.4000 4005.8000 4005.9000 4005.9000 4005.9000 4005.A000 4005.B000 4005.C000 000, reset 0x00 , reset 0x00 | 0000.0000 0000.0000 | | | | | | | DA D | IR IR S BE | | | |
| GPIO Pori GPIO FIO SEPIOLE, type GPIOIBE, type GPIOIBE, type | t A (APB) t A (AHB) t A (AHB) t B (AHB) t B (AHB) t C (APB) t C (APB) t C (AHB) t D (AHB) t D (AHB) t E (AHB) t E (APB) t E (AHB) | base: 0x bas | 4000.4000 4005.8000 4005.9000 4005.9000 4005.9000 4005.A000 4005.B000 4005.C000 000, reset 0x00 , reset 0x00 | 0000.0000 0000.0000 | | | | | | | DA D III | IR IR SEE | | | |
| GPIO POR SPIO POR SPIOIS, ty SPIOIS, ty SPIOIS, ty | t A (APB) t A (AHB) t A (AHB) t B (AHB) t B (AHB) t C (APB) t C (AHB) t C (AHB) t D (AHB) t E (AHB) | base: 0x bas | 4000.4000 4005.8000 4005.9000 4005.9000 4005.9000 4005.A000 4005.B000 4005.C000 000, reset 0x00 , reset 0x00 8, reset 0x00 | 0000.0000 | | | | | | | DA D III | IR IR S BE | | | |
| GPIO POR GPI | t A (APB) t A (AHB) t A (AHB) t B (AHB) t B (AHB) t C (APB) t C (AHB) t C (AHB) t D (AHB) t E (AHB) | base: 0x bas | 4000.4000 4005.8000 4005.9000 4005.9000 4005.9000 4005.A000 4005.B000 4005.C000 000, reset 0x00 , reset 0x00 | 0000.0000 | | | | | | | DA D III | IR IR SEE | | | |
| GPIO POR SPIO POR SPIOIS, ty SPIOIS, ty SPIOIS, ty | t A (APB) t A (AHB) t A (AHB) t B (AHB) t B (AHB) t C (APB) t C (AHB) t C (AHB) t D (AHB) t E (AHB) | base: 0x bas | 4000.4000 4005.8000 4005.9000 4005.9000 4005.9000 4005.A000 4005.B000 4005.C000 000, reset 0x00 , reset 0x00 8, reset 0x00 | 0000.0000 | | | | | | | DA D III | IR IR SEE | | | |

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|------------|---|--------------|---------------|-------------|------|-----|-----|------------|----|-----|-----|------------|-------|-------|----|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SPIOMIS, | type RO, o | ffset 0x418 | 8, reset 0x0 | 000.0000 | | | | | | 1 | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | М | IS | | | |
| GPIOICR, | type W1C, | offset 0x4 | 1C, reset 0 | x0000.0000 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | 10 | 0 | | | |
| 3PIOAFSE | EL, type R/\ | N, offset 0 | x420, reset | - | | | | 1 | | | | | | | |
| | | | | | | | | | | | AFS | 251 | | | |
| GPIODR2F | R. tyne R/W | offset 0x | 500, reset (| 0x0000.00FI | | | | | | | AIG | JEL | | | |
| JI TODICE! | ц сурс тат | , 011001 02 | | | | | | | | | | | | | |
| | | | | | | | | | | | DR | l 2V2 | | | |
| SPIODR4F | R, type R/W | , offset 0x | 504, reset (| 0x0000.000 |) | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | ' | | DR | V4 | | | |
| PIODR8F | R, type R/W | , offset 0x | 508, reset (| 0x0000.000 |) | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | DR | 8V8 | | | |
| PIOODR, | , type R/W, | offset 0x5 | 0C, reset 0 | x0000.0000 | | | | | | | | | | | |
| | | | | | | | | | | | 01 |) | | | |
| PIODUD | type R/W, | offoot OvE | 10 roost | | | | | | | | IO | JE | | | |
| PIOPUK, | type K/vv, | onset uxa | 10, reset - | | | | | | | | | | | | |
| | | | | | | | | | | | Pl | JE | | | |
| SPIOPDR, | type R/W, | offset 0x5 | 14, reset 0x | (0000.0000 | | | | 1 | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | PI | DE | | | |
| SPIOSLR, | type R/W, | offset 0x5 | 18, reset 0x | 0000.0000 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | SI | ₹L | | | |
| SPIODEN, | type R/W, | offset 0x5 | 1C, reset - | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| 2010101 | | | | | | | | | | | DE | =N | | | |
| PIOLOCI | K, type R/W | i, offset ux | (520, reset (| 0x0000.000 | 1 | | 1.0 | NCK | | | | | | | |
| | | | | | | | | OCK OCK | | | | | | | |
| PIOCR. t | ype -, offse | et 0x524. re | eset - | | | | | 7011 | | | | | | | |
| | ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, | | | | | | | | | | | | | | |
| | | | | | | | | | | | С | R | | | |
| PIOAMSI | EL, type R/ | W, offset 0 |)x528, rese | t 0x0000.00 | 00 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | GPIOA | AMSEL | |
| GPIOPCTL | | | 52C, reset | - | | | | | | | | | | | |
| | PM | | | | | 1C6 | | | | 1C5 | | | | IC4 | |
| | PM | | | | | 1C2 | | | PM | 1C1 | | | PM | IC0 | |
| SPIOPerip | hID4, type | RO, offset | t 0xFD0, res | set 0x0000. | 0000 | | | | | | | | | | |
| | | | | | | | | | | | PII | D4 | | | |
| PIOPorio | hID5 type | PO offere | OVED4 ros | set 0x0000. | 0000 | | | | | | PII | ∪ + | | | |
| J. IOPEND | ливо, туре | NO, Olisei | . JAI D4, 1'8 | Jet 0.0000. | 0000 | | | | | | | | | | |
| | | | | | | | | | | | PII | D5 | | | |
| | | | | | | | | L . | | | | - | | | |

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|----------------------------------|--|-------------------------------|---|-------------|-------------|------------|---------|----------|--------|--------|--------------|---------|------------|--------------|------------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| GPIOPeri | iphID6, type | RO, offset | t 0xFD8, res | set 0x0000. | 0000 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | PI | D6 | | | |
| GPIOPeri | iphID7, type | RO, offset | t 0xFDC, re | set 0x0000 | .0000 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | PI | D7 | | | |
| GPIOPeri | iphID0, type | RO, offset | t 0xFE0, res | set 0x0000. | 0061 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | PI | D0 | | | |
| GPIOPeri | iphID1, type | RO, offset | t 0xFE4, res | set 0x0000. | 0000 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | PI | D1 | | | |
| GPIOPeri | iphID2, type | RO, offset | t 0xFE8, res | set 0x0000. | 0018 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | PI | D2 | | | |
| GPIOPeri | iphID3, type | RO, offset | t 0xFEC, res | set 0x0000 | .0001 | | | • | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | PI | D3 | | | |
| GPIOPCe | ellID0, type i | RO, offset (| 0xFF0, rese | t 0x0000.0 | 00D | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | CI | D0 | | | |
| GPIOPCe | ellID1, type i | RO, offset (| 0xFF4, rese | t 0x0000.0 | 0F0 | | | | | | | | | | |
| | , ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, | | , | | | | | | | | | | | | |
| | | | | | | | | | | | CI | D1 | | | |
| GPIOPCe | ellID2, type l | RO. offset (| 0xFF8, rese | t 0x0000.0 | 005 | | | | | | | | | | |
| 00. 00 | , ., ., po | | ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, | | | | | | | | | | | | |
| | | | | | | | | | | | CI | D2 | | | |
| GPIOPCe | ellID3, type l | PO offeet (| OvEEC res | t 0×0000 0 | 0R1 | | | | | | | | | | |
| 01 101 00 | siiiD3, type i | NO, onset | UXI 1 0, 1030 | | UD 1 | | | | | | | | | | |
| | | | | | | | | | | | CI | D3 | | | |
| Gonora | al-Purpos | a Timor | ·e | L | | 1 | | | | | | | | | |
| Timer0 b Timer1 b Timer2 b | pase: 0x40 pase: 0x40 pase: 0x40 pase: 0x40 | 03.0000 03.1000 03.2000 | J | | | | | | | | | | | | |
| | G, type R/W | | 000 reset 0 | ×0000 0000 | <u> </u> | | | | | | | | | | |
| J. 1.1101 | 5, .ypc 1041 | , 5551 040 | , 10361 0 | | | | | | | | | | | | |
| | | | | | | | | | | | | | | GPTMCFG | |
| GPTMTA | MR, type R/ | W offeet 0 | x004 reset | 0×0000 00 | 00 | | | | | | | | | 31 TWO G | |
| GFIMIA | witt, type it | vv, onset o | 1004, 16561 | | JU | | | | | | | | | | |
| | | | | | | | | TASNAPS | TAWOT | TAMIE | TACDIR | TAAMS | TACMR | TA | MR |
| COTME | MD time Di | W offers 0 | | 0~0000 00 | 00 | | | IASNAPS | IAWUI | IAMIE | IACDIR | IAANS | IACIVIR | IA | IVIR |
| GPINIIB | MR, type R/ | vv, onset u | xuuo, reset | UXUUUU.UU | 00 | | | | | | | | | | |
| | | | | | | | | TROLLARO | TOWOT | TD1415 | TROPIR | TD 4440 | TROMP | TD | |
| | | | | | | | | TBSNAPS | TBWOT | TBMIE | TBCDIR | TBAMS | TBCMR | IB | MR |
| GPTMCT | L, type R/W | , offset 0x0 | JOC, reset 0 | x0000.0000 |) | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | TBPWML | | | l | /ENT | TBSTALL | TBEN | | TAPWML | TAOTE | RTCEN | TAE | VENT | TASTALL | TAEN |
| GPTMIME | R, type R/W | offset 0x0 | 18, reset 0 | k0000.0000 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | TBMIM | CBEIM | CBMIM | TBTOIM | | | | TAMIM | RTCIM | CAEIM | CAMIM | TATOIM |
| GPTMRIS | S, type RO, | offset 0x01 | C, reset 0x | 0000.0000 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | TBMRIS | CBERIS | CBMRIS | TBTORIS | | | | TAMRIS | RTCRIS | CAERIS | CAMRIS | TATORIS |
| | | | | Librardo | ODLING | ODIVITATIO | 15.0100 | | | | 17 (1711 (10 | 1 01.10 | O, (LI (10 | O, 11411 (10 | 17.11.01(1 |

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|-----------------|--------------------------|--------------|---|--------------|-----------|-----------|------------|--------|----|----|---------|---------|---------|---------|---------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| GPTMMIS | S, type RO, o | offset 0x02 | 20, reset 0x | 0000.0000 | | | | | | | | ı | | | |
| | | | | | | | | | | | | | | | |
| | | | | TBMMIS | CBEMIS | CBMMIS | TBTOMIS | | | | TAMMIS | RTCMIS | CAEMIS | CAMMIS | TATOMI |
| GPTMICR | R, type W1C, | offset 0x |)24, reset (| x0000.0000 |) | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | CBMCINT | TBTOCINT | | | | TAMCINT | RTCCINT | CAECINT | CAMCINT | TATOCIN |
| GPTMTAI | LR, type R/\ | N, offset 0 | x028, reset | 0xFFFF.FF | FF | | | | | | | | | | |
| | | | | | | | TAIL | | | | | | | | |
| CDTMTDI | ILR, type R/ | M offeet (| ×03C *000 | + 0×0000 E | CE. | | IAII | LRL | | | | | | | |
| GFIWIIDI | ILK, type K/ | vv, onset u | XUZG, Tese | | FF | | | | | | | | | | |
| | | | | | | | TBII | LRL | | | | | | | |
| GPTMTAI | MATCHR, ty | pe R/W. of | fset 0x030 | reset 0xFF | FF.FFFF | | | | | | | | | | |
| | , , | | | | | | TAM | 1RH | | | | | | | |
| | | | | | | | TAN | | | | | | | | |
| GPTMTB I | MATCHR, ty | pe R/W, o | fset 0x034 | , reset 0x00 | 00.FFFF | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | TBN | /IRL | | | | | | | |
| GPTMTA | PR, type R/V | V, offset 0: | k038, reset | 0x0000.000 | 00 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | TAF | PSR | | | |
| GPTMTBI | PR, type R/V | V, offset 0 | x03C, reset | 0x0000.00 | 00 | | | | | | | I | | | |
| | | | | | | | | | | | TDI | | | | |
| COTME | D turns DO | offoot 0×0 | 10 ==================================== | | | | | | | | TBI | PSR | | | |
| GPIWIA | R, type RO, | onset uxu | 46, reset uz | KFFFF.FFFF | | | TAI | DU | | | | | | | |
| | | | | | | | TA | | | | | | | | |
| GPTMTBI | R, type RO, | offset 0x0 | 4C. reset 0 | x0000.FFFF | : | | | | | | | | | | |
| | , ,,, | | | | | | | | | | | | | | |
| | | | | 1 | | | ТВ | RL | | | | I | | | |
| GPTMTA\ | /, type RO, o | offset 0x05 | i0, reset 0x | FFFF.FFFF | | | | | | | | | | | |
| | | | | | | | TA | VH | | | | | | | |
| | | | | | | | TA | VL | | | | | | | |
| GPTMTB\ | V, type RO, | offset 0x0 | 54, reset 0> | 0000.FFFF | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | ТВ | VL | | | | | | | |
| | dog Time | | | | | | | | | | | | | | |
| | ase: 0x400 ase: 0x400 | | | | | | | | | | | | | | |
| | D, type R/W | | 000. reset (| xFFFF.FFF | F | | | | | | | | | | |
| | | | | | | | WDTI | _OAD | | | | | | | |
| | | | | | | | WDTI | | | | | | | | |
| WDTVAL | UE, type RO | , offset 0x | 004, reset | 0xFFFF.FFF | F | | | | | | | | | | |
| | | | | | | | WDTV | ALUE | | | | | | | |
| | | | | | | | WDT∨ | ALUE_ | | | | | | | |
| WDTCTL, | type R/W, o | offset 0x00 | 8, reset 0x | 0000.0000 | WDT0) and | 0x8000.00 | 000 (WDT1) | | | | | | | | |
| WRC | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | RESEN | INTEN |
| WDTICR, | type WO, o | ffset 0x00 | C, reset - | | | | | | | | | | | | |
| | | | | | | | | ITCLR | | | | | | | |
| | | | | | | | WDTIN | 11 CLR | | | | | | | |

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|--|--------------|-------------|----------------|--------------|------|----|-------|------|----|----|----|----------|----|----|-----------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| WDTRIS, | type RO, of | fset 0x010 | , reset 0x00 | 000.0000 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | WDTRIS |
| WDTMIS, | type RO, of | fset 0x014 | l, reset 0x0 | 000.0000 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | WDTMIS |
| WDTTEST | Γ tyne R/W | offset Ox4 | L18 reset 0 | x0000.0000 | | | | | | | | | | | VVDTIVIIC |
| | , суротат, | OHOUL UX- | 10, 10001 0 | | | | | | | | | | | | |
| | | | | | | | STALL | | | | | | | | |
| WDTLOCI | K, type R/W | , offset 0x | C00, reset | 0x0000.000 | 0 | | | | | | | | | | _ |
| | | | | | | | WDT | LOCK | | | | | | | |
| | | | | | | | WDT | LOCK | | | | | | | |
| WDTPerip | ohID4, type | RO, offset | 0xFD0, res | set 0x0000.0 | 0000 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| WDTPoris | hIDE turn | PO offort | 0vED4 === | et 0x0000.0 | 1000 | | | | | | PI | ID4 | | | |
| vvD i Perip | type, type | KO, ottset | UXFD4, Fes | Set UXUUUU.U | 1000 | | | | | | | | | | |
| | | | | | | | | | | | PI | D5 | | | |
| WDTPerip | hID6, type | RO, offset | 0xFD8, res | et 0x0000.0 | 0000 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | PI | D6 | | | |
| WDTPerip | ohID7, type | RO, offset | 0xFDC, res | set 0x0000. | 0000 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | PI | ID7 | | | |
| WDTPerip | ohID0, type | RO, offset | 0xFE0, res | et 0x0000.0 | 005 | | | | | | | 1 | | | _ |
| | | | | | | | | | | | Di | D0 | | | |
| WDTPerin | hID1 type | RO offset | OxFF4 res | et 0x0000.0 | 1018 | | | | | | | | | | |
| ************************************** | , type | rto, onoct | - UXI E-4, 100 | | | | | | | | | | | | |
| | | | | | | | | | | | PI | I ID1 | | | |
| WDTPerip | ohID2, type | RO, offset | 0xFE8, res | et 0x0000.0 | 018 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | PI | D2 | | | |
| WDTPerip | ohID3, type | RO, offset | 0xFEC, res | set 0x0000.0 | 0001 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | 0 " 11 | . ==- | | | | | | | | PI | D3 | | | |
| WDIPCel | טטוו, type R | o, orrset (| JXFFU, rese | t 0x0000.00 | טט | | | | | | | | | | |
| | | | | | | | | | | | C | ID0 | | | |
| WDTPCell | IID1, type R | O, offset (| 0xFF4, rese | t 0x0000.00 | F0 | | | | | | | | | | |
| - 3. | 7.57- | , | ,:230 | | | | | | | | | | | | |
| | | | | | | | | | | | С | ID1 | | | |
| WDTPCel | IID2, type R | O, offset (| 0xFF8, rese | t 0x0000.00 | 06 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | С | ID2 | | | |
| WDTPCel | IID3, type R | O, offset (| 0xFFC, rese | et 0x0000.00 |)B1 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | С | ID3 | | | |

| | | | | | | | | _ | | | | ı | | | |
|-----------|--|--------------|--------------|--------------|----------|---------|---------|--------|---------|---------|---------|---------|---------|---------|---------------|
| 31 15 | 30 14 | 29 13 | 28 12 | 27 11 | 26 10 | 25 9 | 24 8 | 7 | 22 6 | 21 5 | 20 4 | 19 3 | 18 | 17 | 16 0 |
| | | | | | 10 | 9 | 0 | 1 ' | 0 | 5 | 4 | | 2 | ' | U |
| ADC0 ba | -to-Digit ase: 0x400 ase: 0x400 | 3.8000 | erter (AL | JC) | | | | | | | | | | | |
| ADCACT | SS, type R/V | V, offset 0 | c000, reset | 0x0000.000 | 0 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | ASEN3 | ASEN2 | ASEN1 | ASEN0 |
| ADCRIS, | type RO, of | fset 0x004 | , reset 0x00 | 000.0000 | | | | | | | | | | | INDDC |
| | | | | | | | | | | | | INR3 | INR2 | INR1 | INRDC INR0 |
| ADCIM, ty | pe R/W, off | set 0x008, | reset 0x00 | 00.0000 | | | | | | | | | | | |
| | | | | | | | | | | | | DCONSS3 | DCONSS2 | DCONSS1 | DCONSS |
| | | | | | | | | | | | | MASK3 | MASK2 | MASK1 | MASK0 |
| ADCISC, | type R/W1C | , offset 0x | 00C, reset | 0x0000.000 | 0 | | | | | | | | | | |
| | | | | | | | | | | | | | DCINSS2 | DCINSS1 | DCINSS |
| | | | | | | | | | | | | IN3 | IN2 | IN1 | IN0 |
| ADCOSTA | AT, type R/W | /1C, offset | ux010, res | et 0x0000.0 | 000 | | | | | | | | | | |
| | | | | | | | | | | | | OV3 | OV2 | OV1 | OV0 |
| ADCEMU | X, type R/W | . offset 0x0 | 014. reset 0 |)x0000.0000 |) | | | | | | | 000 | OVZ | OVI | 000 |
| | , ,,,, | , | , | | | | | | | | | | | | |
| | EN | //3 | | | E | M2 | | | El | M1 | | | EI | M0 | |
| ADCUSTA | AT, type R/W | /1C, offset | 0x018, res | et 0x0000.0 | 000 | | | ' | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | UV3 | UV2 | UV1 | UV0 |
| ADCSSPI | RI, type R/W | , offset 0x | 020, reset (| 0x0000.3210 |) | | | | | | | | | | |
| | | 0 | 00 | | | | 00 | | | 0. | 24 | | | 0 | 20 |
| ADCDSSI | , type WO, | | S3 | | | 8 | S2 | | | 5 | S1 | | | 5 | S0 |
| GSYNC | , type wo, | JIISEL UXUZ | .0, 16561 - | SYNCWAIT | | | | | | | | | | | |
| 001110 | | | | | | | | | | | | SS3 | SS2 | SS1 | SS0 |
| ADCSAC, | , type R/W, | offset 0x03 | 0, reset 0x | 0000.0000 | | | | | | | | I | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | AVG | |
| ADCDCIS | C, type R/W | /1C, offset | 0x034, res | et 0x0000.0 | 000 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| 40000 | . 544 | ** | | | | | | DCINT7 | DCINT6 | DCINT5 | DCINT4 | DCINT3 | DCINT2 | DCINT1 | DCINT0 |
| ADCCTL, | type R/W, o | offset UXU3 | 8, reset uxi | 0000.0000 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | VREF |
| ADCSSM | UX0, type R | /W, offset | 0x040, rese | et 0x0000.00 | 000 | | | | | | | | | | |
| | | MUX7 | | | | MUX6 | | | | MUX5 | | | | MUX4 | |
| | | MUX3 | | | | MUX2 | | | | MUX1 | | | | MUX0 | |
| ADCSSC* | TL0, type R/ | W, offset 0 | x044, rese | t 0x0000.00 | 00 | | | | | | | | | | |
| TS7 | IE7 | END7 | D7 | TS6 | IE6 | END6 | D6 | TS5 | IE5 | END5 | D5 | TS4 | IE4 | END4 | D4 |
| TS3 | IE3 | END3 | D3 | TS2 | IE2 | END2 | D2 | TS1 | IE1 | END1 | D1 | TS0 | IE0 | END0 | D0 |
| ADCSSFI | FO0, type R | O, offset 0 | x048, rese | t 0x0000.00 | 00 | | | | | | | | | | |
| | | | | | | | | | | D/ | TA. | | | | |
| ADCSSFI | FO1, type R | O, offset f | x068, rese | t 0x0000.00 | 00 | | | | | DF | un. | | | | |
| | , .,po i | , | , | | | | | | | | | | | | |
| | | | | | | | | | | DA | TA. | | | | |
| | | | | | | | | | | | | | | | |

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|--------------------|--------------|-------------|--------------------|-------------|------|-------|--------------------|---------|------|------|--------------------|---------|------|------|--------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| ADCSSFII | FO2, type F | RO, offset | 0x088, reset | 0x0000.00 | 00 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | D. | ATA | | | | |
| ADCSSFII | FO3, type F | RO, offset | 0x0A8, rese | t 0x0000.00 | 000 | | | | | | | | | | |
| | | | | | | | | | | D | ATA | | | | |
| ADCSSFS | STATO, type | RO, offse | t 0x04C, res | et 0x0000. | 0100 | | | | | | | | | | |
| | ,,,,, | | | | | | | | | | | | | | |
| | FULL | | | | | EMPTY | | | HPTR | | | TPTR | | | |
| ADCSSFS | STAT1, type | RO, offse | t 0x06C, res | et 0x0000. | 0100 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | FULL | | | | EMPTY | | HF | PTR | | | TF | PTR | |
| ADCSSFS | STAT2, type | RO, offse | t 0x08C, res | et 0x0000. | 0100 | | | | | | | | | | |
| | | | FULL | | | | EMPTY | | Н | PTR | | | TE | PTR | |
| ADCSSES | STAT3, type | RO. offse | t 0x0AC, res | set 0x0000 | 0100 | | LIVIETT | | п | 111 | | | - 11 | 111 | |
| | , type | , 01130 | 2,0,10,10 | | | | | | | | | | | | |
| | | | FULL | | | | EMPTY | | HF | PTR | | | TF | PTR | |
| ADCSSO | P0, type R/\ | N, offset 0 | x050, reset | 0x0000.000 | 0 | | | | | | | | | | |
| | | | S7DCOP | | | | S6DCOP | | | | S5DCOP | | | | S4DCOP |
| | | | S3DCOP | | | | S2DCOP | | | | S1DCOP | | | | SODCOP |
| ADCSSDO | | | x054, reset | 0x0000.000 | | | | | | | | | | | |
| S7DCSEL S3DCSEL | | | S6DCSEL S2DCSEL | | | | S5DCSEL S1DCSEL | | | | S4DCSEL S0DCSEL | | | | |
| ADCSSMI | | | 0x060, rese | + 0~0000 | | CSEL | | | 310 | CSEL | | | 300 | CSEL | |
| ADOGGINI | OX1, type I | uv, onset | 0,000,1030 | | | | | | | | | | | | |
| | | MUX3 | | | | MUX2 | | | | MUX1 | | | | MUX0 | |
| ADCSSMI | UX2, type F | R/W, offset | 0x080, rese | t 0x0000.0 | 000 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | MUX3 | | | | MUX2 | | | | MUX1 | | | | MUX0 | |
| ADCSSCT | TL1, type R | /W, offset | 0x064, reset | 0×0000.00 | 00 | | | | | | | | | | |
| | | | | | | | | | .=. | | | | .=- | | |
| TS3 | IE3 | END3 | D3 | TS2 | IE2 | END2 | D2 | TS1 | IE1 | END1 | D1 | TS0 | IE0 | END0 | D0 |
| ADCSSCI | ILZ, type K | /vv, onset | 0x084, reset | UXUUUU.UU | 00 | | | | | | | | | | |
| TS3 | IE3 | END3 | D3 | TS2 | IE2 | END2 | D2 | TS1 | IE1 | END1 | D1 | TS0 | IE0 | END0 | D0 |
| | P1, type R/\ | | x070, reset | | 10 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | S3DCOP | | | | S2DCOP | | | | S1DCOP | | | | S0DCOP |
| ADCSSO | P2, type R/\ | N, offset 0 | x090, reset | 0x0000.000 | 0 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | S3DCOP | | - | | S2DCOP | | | | S1DCOP | | | | SODCOP |
| ADCSSDO | C1, type R/\ | N, offset 0 | x074, reset | 0x0000.000 | 10 | | | | | | | | | | |
| S3DCSEL | | | | S2DCSEL | | | | | S1D | CSEL | | SODCSEL | | | |
| ADCSSDO | | | x094, reset | 0x0000.000 | | | | | 0.5 | | | | | | |
| | | | , | | | | | | | | | | | | |
| S3DCSEL | | | | S2DCSEL | | | | S1DCSEL | | | | SODCSEL | | | |
| ADCSSMI | UX3, type F | R/W, offset | 0x0A0, rese | et 0x0000.0 | 000 | | , | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | MUX0 | |

| ADCDCCTL0, type R/W, offset 0x004, reset 0x0000.0000 DCTRIC7 DCTRIC6 DCTRIC5 DCIRIC3 DCTRIC2 DCTRIC1 DCINT7 DCINT6 DCINT5 DCINT4 DCINT3 DCINT2 DCINT1 ADCDCCTL0, type R/W, offset 0xE00, reset 0x0000.0000 CTE | 15 14 13 12 11 10 9 8 7 6 ADCSSCTL3, type R/W, offset 0x0A4, reset 0x0000.0002 ADCSSOP3, type R/W, offset 0x0B0, reset 0x0000.0000 ADCSSDC3, type R/W, offset 0x0B4, reset 0x0000.0000 ADCDCCTL0, type R/W, offset 0xE00, reset 0x0000.0000 CTE CTC CTM ADCDCCTL1, type R/W, offset 0xE04, reset 0x0000.0000 CTE CTC CTM ADCDCCTL2, type R/W, offset 0xE04, reset 0x0000.0000 CTE CTC CTM ADCDCCTL3, type R/W, offset 0xE06, reset 0x0000.0000 CTE CTC CTM ADCDCCTL4, type R/W, offset 0xE06, reset 0x0000.0000 CTE CTC CTM ADCDCCTL5, type R/W, offset 0xE07, reset 0x0000.0000 CTE CTC CTM ADCDCCTL5, type R/W, offset 0xE07, reset 0x0000.0000 CTE CTC CTM ADCDCCTL5, type R/W, offset 0xE10, reset 0x0000.0000 CTE CTC CTM ADCDCCTL6, type R/W, offset 0xE14, reset 0x0000.0000 CTE CTC CTM ADCDCCTL5, type R/W, offset 0xE16, reset 0x0000.0000 CTE CTC CTM ADCDCCTL5, type R/W, offset 0xE16, reset 0x0000.0000 CTE CTC CTM ADCDCCTL5, type R/W, offset 0xE16, reset 0x0000.0000 CTE CTC CTM ADCDCCTL7, type R/W, offset 0xE16, reset 0x0000.0000 | | 4 3 | | |
|--|---|----------------|--------------|--------------|-------------|
| ADCESCET_LS, type RPW, offset 0x044, reset 0x0000,0000 ADCESSOP3, type RPW, offset 0x089, reset 0x0000,0000 ADCESSOP3, type RPW, offset 0x084, reset 0x0000,0000 ADCESSOP3, type RPW, offset 0x080, reset 0x0000,0000 ADCESSOP3, type RPW, offset 0x084, reset 0x0000,0000 ADCESSOP3, type RPW, offset 0x084, reset 0x0000,0000 ADCESSOP3, type RPW, offset 0x080, reset 0x000 | ADCSSCTL3, type R/W, offset 0x084, reset 0x0000.0000 ADCSSOP3, type R/W, offset 0x084, reset 0x0000.0000 ADCSSDC3, type R/W, offset 0x084, reset 0x0000.0000 ADCDCCTL0, type R/W, offset 0x084, reset 0x0000.0000 ADCDCCTL0, type R/W, offset 0x084, reset 0x0000.0000 ADCDCCTL1, type R/W, offset 0x284, reset 0x0000.0000 CTE CTC CTM DCINT DCINT ADCDCCTL1, type R/W, offset 0x284, reset 0x0000.0000 CTE CTC CTM CTM CTM CTM CTM CTM CTM CTM CTM | 5 | | 3 2 | ' |
| ADCSSOP3, type RIW, offset 0x084, reset 0x0000,0000 ADCSSOP3, type RIW, offset 0x084, reset 0x0000,0000 ADCSSOC3, type RIW, offset 0x084, reset 0x0000,0000 ADCDCRIC, type RIW, offset 0x000, reset 0x0000,0000 DCTRIC DCTRIG | ADCSSDC3, type R/W, offset 0x0B4, reset 0x0000.0000 ADCDCRIC, type R/W, offset 0xD00, reset 0x0000.0000 ADCDCCTL0, type R/W, offset 0xE00, reset 0x0000.0000 CTE CTC CTM ADCDCCTL1, type R/W, offset 0xE04, reset 0x0000.0000 CTE CTC CTM ADCDCCTL2, type R/W, offset 0xE04, reset 0x0000.0000 CTE CTC CTM ADCDCCTL3, type R/W, offset 0xE08, reset 0x0000.0000 CTE CTC CTM ADCDCCTL4, type R/W, offset 0xE06, reset 0x0000.0000 CTE CTC CTM ADCDCCTL4, type R/W, offset 0xE06, reset 0x0000.0000 CTE CTC CTM ADCDCCTL5, type R/W, offset 0xE14, reset 0x0000.0000 CTE CTC CTM ADCDCCTL6, type R/W, offset 0xE14, reset 0x0000.0000 CTE CTC CTM ADCDCCTL6, type R/W, offset 0xE18, reset 0x0000.0000 | | TS | | |
| ADCISSOP3, type R.W., offset 0x880, reset 0x8000, 00000 ***Company R.W., offset 0x884, reset 0x8800, reset 0x8000, 00000 ***Company R.W., offset 0x884, reset 0x88000, reset 0x88000, 00000 ***Company R.W., offset 0x884, reset 0x88000, reset 0x880000, reset 0x88000, reset 0x880000, reset 0x88000, reset 0x880000, reset 0x88000, reset 0x880000, reset 0x88000, | ADCDCCTL1, type R/W, offset 0xE00, reset 0x0000.0000 ADCDCCTL1, type R/W, offset 0xE00, reset 0x0000.0000 ADCDCCTL1, type R/W, offset 0xE00, reset 0x0000.0000 CTE CTC CTM CTM CTM CTM CTM CTM CTM CTM CTM | | TS | | |
| ADCISSOP3, type R.W., offset 0x880, reset 0x8000, 00000 ***Company R.W., offset 0x884, reset 0x8800, reset 0x8000, 00000 ***Company R.W., offset 0x884, reset 0x88000, reset 0x88000, 00000 ***Company R.W., offset 0x884, reset 0x88000, reset 0x880000, reset 0x88000, reset 0x880000, reset 0x88000, reset 0x880000, reset 0x88000, reset 0x880000, reset 0x88000, | ADCDCCTL1, type R/W, offset 0xE00, reset 0x0000.0000 ADCDCCTL1, type R/W, offset 0xE00, reset 0x0000.0000 ADCDCCTL1, type R/W, offset 0xE00, reset 0x0000.0000 CTE CTC CTM CTM CTM CTM CTM CTM CTM CTM CTM | | | S0 IE0 | END0 D |
| ADCOSDICS, type R/W, offset 0x804, reset 0x0000,0000 DCTRIGG | ADCDCCTL1, type R/W, offset 0xD00, reset 0x0000.0000 ADCDCCTL0, type R/W, offset 0xE00, reset 0x0000.0000 CTE CTC CTM ADCDCCTL1, type R/W, offset 0xE04, reset 0x0000.0000 CTE CTC CTM ADCDCCTL2, type R/W, offset 0xE04, reset 0x0000.0000 CTE CTC CTM ADCDCCTL3, type R/W, offset 0xE08, reset 0x0000.0000 CTE CTC CTM ADCDCCTL3, type R/W, offset 0xE08, reset 0x0000.0000 CTE CTC CTM ADCDCCTL4, type R/W, offset 0xE01, reset 0x0000.0000 CTE CTC CTM ADCDCCTL5, type R/W, offset 0xE10, reset 0x0000.0000 CTE CTC CTM ADCDCCTL5, type R/W, offset 0xE14, reset 0x0000.0000 CTE CTC CTM ADCDCCTL5, type R/W, offset 0xE16, reset 0x0000.0000 CTE CTC CTM ADCDCCTL7, type R/W, offset 0xE16, reset 0x0000.0000 | | | | |
| ADCISSIDES, type R/W, offset 0x604, reset 0x0000,0000 Command | ADCDCCTL1, type R/W, offset 0xE00, reset 0x0000.0000 ADCDCCTL1, type R/W, offset 0xE00, reset 0x0000.0000 CTE CTC CTM DCINT7 DCIN ADCDCCTL1, type R/W, offset 0xE04, reset 0x0000.0000 CTE CTC CTM CTM ADCDCCTL2, type R/W, offset 0xE08, reset 0x0000.0000 CTE CTC CTM ADCDCCTL3, type R/W, offset 0xE08, reset 0x0000.0000 CTE CTC CTM ADCDCCTL4, type R/W, offset 0xE00C, reset 0x0000.0000 CTE CTC CTM ADCDCCTL5, type R/W, offset 0xE10, reset 0x0000.0000 CTE CTC CTM ADCDCCTL5, type R/W, offset 0xE10, reset 0x0000.0000 CTE CTC CTM ADCDCCTL5, type R/W, offset 0xE10, reset 0x0000.0000 CTE CTC CTM ADCDCCTL5, type R/W, offset 0xE10, reset 0x0000.0000 CTE CTC CTM ADCDCCTL5, type R/W, offset 0xE14, reset 0x0000.0000 ADCDCCTL5, type R/W, offset 0xE16, reset 0x0000.0000 CTE CTC CTM ADCDCCTL5, type R/W, offset 0xE18, reset 0x0000.0000 | | | | |
| ADCIDCRIC, type R/W, offset 0x500, reset 0x0000,0000 DCTRIGT DCTRIGS | ADCDCCTL1, type R/W, offset 0xE00, reset 0x0000.0000 ADCDCCTL1, type R/W, offset 0xE00, reset 0x0000.0000 CTE CTC CTM DCINT7 DCIN ADCDCCTL1, type R/W, offset 0xE04, reset 0x0000.0000 CTE CTC CTM CTM ADCDCCTL2, type R/W, offset 0xE08, reset 0x0000.0000 CTE CTC CTM ADCDCCTL3, type R/W, offset 0xE08, reset 0x0000.0000 CTE CTC CTM ADCDCCTL4, type R/W, offset 0xE00C, reset 0x0000.0000 CTE CTC CTM ADCDCCTL5, type R/W, offset 0xE10, reset 0x0000.0000 CTE CTC CTM ADCDCCTL5, type R/W, offset 0xE10, reset 0x0000.0000 CTE CTC CTM ADCDCCTL5, type R/W, offset 0xE10, reset 0x0000.0000 CTE CTC CTM ADCDCCTL5, type R/W, offset 0xE10, reset 0x0000.0000 CTE CTC CTM ADCDCCTL5, type R/W, offset 0xE14, reset 0x0000.0000 ADCDCCTL5, type R/W, offset 0xE16, reset 0x0000.0000 CTE CTC CTM ADCDCCTL5, type R/W, offset 0xE18, reset 0x0000.0000 | | | | SOD |
| ADCDCCTL1, type R/W, offset 0x500, reset 0x0000,0000 CTE | ADCDCCTL3, type R/W, offset 0xE00, reset 0x0000.0000 CTE CTC CTM CTM CTM CTM CTM CTM CTM CTM CTM | | | | |
| ADCDCCTL1, type R/W, offset 0x500, reset 0x0000,0000 CTE | ADCDCCTL3, type R/W, offset 0xE00, reset 0x0000.0000 CTE CTC CTM CTM CTM CTM CTM CTM CTM CTM CTM | | | | |
| DCTRIG D | ADCDCCTL3, type R/W, offset 0xE00, reset 0x0000.0000 CTE CTC CTM ADCDCCTL1, type R/W, offset 0xE04, reset 0x0000.0000 CTE CTC CTM ADCDCCTL2, type R/W, offset 0xE08, reset 0x0000.0000 CTE CTC CTM ADCDCCTL3, type R/W, offset 0xE06, reset 0x0000.0000 CTE CTC CTM ADCDCCTL4, type R/W, offset 0xE07, reset 0x0000.0000 CTE CTC CTM ADCDCCTL5, type R/W, offset 0xE10, reset 0x0000.0000 CTE CTC CTM ADCDCCTL5, type R/W, offset 0xE14, reset 0x0000.0000 CTE CTC CTM ADCDCCTL6, type R/W, offset 0xE18, reset 0x0000.0000 CTE CTC CTM ADCDCCTL6, type R/W, offset 0xE16, reset 0x0000.0000 CTE CTC CTM ADCDCCTL7, type R/W, offset 0xE16, reset 0x0000.0000 | | | SODO | SEL |
| DCINT7 DCINT6 DCINT5 DCINT4 DCINT3 DCINT2 DCINT1 | ADCDCCTL0, type R/W, offset 0xE00, reset 0x0000.0000 CTE CTC CTM ADCDCCTL1, type R/W, offset 0xE04, reset 0x0000.0000 CTE CTC CTM ADCDCCTL2, type R/W, offset 0xE08, reset 0x0000.0000 CTE CTC CTM ADCDCCTL3, type R/W, offset 0xE0C, reset 0x0000.0000 CTE CTC CTM ADCDCCTL4, type R/W, offset 0xE10, reset 0x0000.0000 CTE CTC CTM ADCDCCTL5, type R/W, offset 0xE10, reset 0x0000.0000 CTE CTC CTM ADCDCCTL6, type R/W, offset 0xE14, reset 0x0000.0000 CTE CTC CTM ADCDCCTL6, type R/W, offset 0xE18, reset 0x0000.0000 CTE CTC CTM ADCDCCTL7, type R/W, offset 0xE10, reset 0x0000.0000 CTE CTC CTM ADCDCCTL7, type R/W, offset 0xE10, reset 0x0000.0000 | | | | |
| ADCDCCTL1, type R/W, offset 0xE00, reset 0x0000.0000 CTE CTC CTM CIE CIC CIM ADCDCCTL1, type R/W, offset 0xE04, reset 0x0000.0000 ADCDCCTL2, type R/W, offset 0xE08, reset 0x0000.0000 CTE CTC CTM CIE CIC CIM ADCDCCTL3, type R/W, offset 0xE06, reset 0x0000.0000 CTE CTC CTM CIE CIC CIM ADCDCCTL3, type R/W, offset 0xE00, reset 0x0000.0000 CTE CTC CTM CIE CIC CIM ADCDCCTL4, type R/W, offset 0xE10, reset 0x0000.0000 CTE CTC CTM CIE CIC CIM ADCDCCTL5, type R/W, offset 0xE14, reset 0x0000.0000 CTE CTC CTM CIE CIC CIM ADCDCCTL5, type R/W, offset 0xE14, reset 0x0000.0000 CTE CTC CTM CIE CIC CIM ADCDCCTL5, type R/W, offset 0xE18, reset 0x0000.0000 CTE CTC CTM CIE CIC CIM ADCDCCTL7, type R/W, offset 0xE18, reset 0x0000.0000 CTE CTC CTM CIE CIC CIM ADCDCCTL7, type R/W, offset 0xE16, reset 0x0000.0000 CTE CTC CTM CIE CIC CIM ADCDCCTL7, type R/W, offset 0xE44, reset 0x0000.0000 COMP1 COMP0 ADCDCCMP1, type R/W, offset 0xE44, reset 0x0000.0000 COMP1 COMP0 ADCDCCMP2, type R/W, offset 0xE44, reset 0x0000.0000 CCMP1 COMP0 ADCDCCMP2, type R/W, offset 0xE48, reset 0x0000.0000 | ADCDCCTL0, type R/W, offset 0xE00, reset 0x0000.0000 CTE CTC CTM ADCDCCTL1, type R/W, offset 0xE04, reset 0x0000.0000 CTE CTC CTM ADCDCCTL2, type R/W, offset 0xE08, reset 0x0000.0000 CTE CTC CTM ADCDCCTL3, type R/W, offset 0xE0C, reset 0x0000.0000 CTE CTC CTM ADCDCCTL4, type R/W, offset 0xE10, reset 0x0000.0000 CTE CTC CTM ADCDCCTL5, type R/W, offset 0xE14, reset 0x0000.0000 CTE CTC CTM ADCDCCTL6, type R/W, offset 0xE18, reset 0x0000.0000 CTE CTC CTM ADCDCCTL6, type R/W, offset 0xE18, reset 0x0000.0000 CTE CTC CTM ADCDCCTL7, type R/W, offset 0xE1C, reset 0x0000.0000 CTE CTC CTM ADCDCCTL7, type R/W, offset 0xE10, reset 0x0000.0000 | RIG6 DCTRIG5 C | OCTRIG4 DCTF | RIG3 DCTRIG2 | DCTRIG1 DCT |
| ADCDCCTL1, type RW, offset 0xE04, reset 0x0000.0000 CTE | ADCDCCTL1, type R/W, offset 0xE04, reset 0x0000.0000 CTE CTC CTM ADCDCCTL2, type R/W, offset 0xE08, reset 0x0000.0000 CTE CTC CTM ADCDCCTL3, type R/W, offset 0xE0C, reset 0x0000.0000 CTE CTC CTM ADCDCCTL4, type R/W, offset 0xE10, reset 0x0000.0000 CTE CTC CTM ADCDCCTL5, type R/W, offset 0xE14, reset 0x0000.0000 CTE CTC CTM ADCDCCTL6, type R/W, offset 0xE14, reset 0x0000.0000 CTE CTC CTM ADCDCCTL6, type R/W, offset 0xE18, reset 0x0000.0000 CTE CTC CTM ADCDCCTL7, type R/W, offset 0xE16, reset 0x0000.0000 CTE CTC CTM ADCDCCTL7, type R/W, offset 0xE10, reset 0x0000.0000 | NT6 DCINT5 | DCINT4 DCIN | INT3 DCINT2 | DCINT1 DC |
| ADCDCCTL1, type R/W, offset 0xE04, reset 0x0000.0000 CTE CTC CTM CIE CIE CIC CIM ADCDCCTL2, type R/W, offset 0xE06, reset 0x0000.0000 CTE CTC CTM CIE CIE CIC CIM ADCDCCTL3, type R/W, offset 0xE07, reset 0x0000.0000 CTE CTC CTM CIE CIE CIC CIM ADCDCCTL4, type R/W, offset 0xE07, reset 0x0000.0000 CTE CTC CTM CIE CIE CIC CIM ADCDCCTL5, type R/W, offset 0xE07, reset 0x0000.0000 CTE CTC CTM CIE CIE CIC CIM ADCDCCTL5, type R/W, offset 0xE14, reset 0x0000.0000 CTE CTC CTM CIE CIE CIC CIM ADCDCCTL5, type R/W, offset 0xE14, reset 0x0000.0000 CTE CTC CTM CIE CIE CIC CIM ADCDCCTL5, type R/W, offset 0xE14, reset 0x0000.0000 CTE CTC CTM CIE CIE CIC CIM ADCDCCTL5, type R/W, offset 0xE14, reset 0x0000.0000 CTE CTC CTM CIE CIE CIC CIM ADCDCCTL6, type R/W, offset 0xE14, reset 0x0000.0000 ADCDCCTL7, type R/W, offset 0xE14, reset 0x0000.0000 CTE CTC CTM CIE CIC CIM ADCDCCTL7, type R/W, offset 0xE44, reset 0x0000.0000 CTE CTC CTM CIE CIC CIM ADCDCCMP1, type R/W, offset 0xE44, reset 0x0000.0000 COMP1 COMP1 ADCDCCMP1, type R/W, offset 0xE44, reset 0x0000.0000 ADCDCCMP2, type R/W, offset 0xE44, reset 0x0000.0000 COMP1 ADCDCCMP2, type R/W, offset 0xE48, reset 0x0000.0000 | ADCDCCTL1, type R/W, offset 0xE04, reset 0x0000.0000 CTE CTC CTM ADCDCCTL2, type R/W, offset 0xE08, reset 0x0000.0000 CTE CTC CTM ADCDCCTL3, type R/W, offset 0xE0C, reset 0x0000.0000 CTE CTC CTM ADCDCCTL4, type R/W, offset 0xE10, reset 0x0000.0000 CTE CTC CTM ADCDCCTL5, type R/W, offset 0xE14, reset 0x0000.0000 CTE CTC CTM ADCDCCTL5, type R/W, offset 0xE14, reset 0x0000.0000 CTE CTC CTM ADCDCCTL6, type R/W, offset 0xE18, reset 0x0000.0000 CTE CTC CTM ADCDCCTL7, type R/W, offset 0xE16, reset 0x0000.0000 CTE CTC CTM ADCDCCTL7, type R/W, offset 0xE1C, reset 0x0000.0000 | | | | |
| ADCDCCTL1, type R/W, offset 0xE04, reset 0x0000.0000 CTE | ADCDCCTL1, type R/W, offset 0xE04, reset 0x0000.0000 CTE CTC CTM ADCDCCTL2, type R/W, offset 0xE08, reset 0x0000.0000 CTE CTC CTM ADCDCCTL3, type R/W, offset 0xE0C, reset 0x0000.0000 CTE CTC CTM ADCDCCTL4, type R/W, offset 0xE10, reset 0x0000.0000 CTE CTC CTM ADCDCCTL5, type R/W, offset 0xE14, reset 0x0000.0000 CTE CTC CTM ADCDCCTL5, type R/W, offset 0xE18, reset 0x0000.0000 CTE CTC CTM ADCDCCTL6, type R/W, offset 0xE18, reset 0x0000.0000 CTE CTC CTM ADCDCCTL7, type R/W, offset 0xE1C, reset 0x0000.0000 CTE CTC CTM ADCDCCTL7, type R/W, offset 0xE1C, reset 0x0000.0000 | | | | |
| ADCDCCTL2, type R/W, offset 0xE08, reset 0x0000.0000 ADCDCCTL2, type R/W, offset 0xE08, reset 0x0000.0000 CTE CTC CTM CIE CIE CIC CIM ADCDCCTL3, type R/W, offset 0xE04, reset 0x0000.0000 CTE CTC CTM CIE CIE CIC CIM ADCDCCTL4, type R/W, offset 0xE04, reset 0x0000.0000 CTE CTC CTM CIE CIE CIC CIM ADCDCCTL5, type R/W, offset 0xE14, reset 0x0000.0000 CTE CTC CTM CIE CIE CIC CIM ADCDCCTL5, type R/W, offset 0xE14, reset 0x0000.0000 CTE CTC CTM CIE CIE CIC CIM ADCDCCTL5, type R/W, offset 0xE14, reset 0x0000.0000 CTE CTC CTM CIE CIE CIC CIM ADCDCCTL5, type R/W, offset 0xE14, reset 0x0000.0000 CTE CTC CTM CIE CIE CIC CIM ADCDCCTL6, type R/W, offset 0xE14, reset 0x0000.0000 CTE CTC CTM CIE CIE CIC CIM ADCDCCTL7, type R/W, offset 0xE14, reset 0x0000.0000 CTE CTC CTM CIE CIE CIC CIM ADCDCCTL7, type R/W, offset 0xE14, reset 0x0000.0000 CTE CTC CTM CIE CIE CIC CIM ADCDCCMP0, type R/W, offset 0xE14, reset 0x0000.0000 COMP0 ADCDCCMP1, type R/W, offset 0xE14, reset 0x0000.0000 ADCDCCMP1, type R/W, offset 0xE14, reset 0x0000.0000 COMP1 | ADCDCCTL2, type R/W, offset 0xE08, reset 0x0000.0000 CTE CTC CTM ADCDCCTL3, type R/W, offset 0xE0C, reset 0x0000.0000 CTE CTC CTM ADCDCCTL4, type R/W, offset 0xE10, reset 0x0000.0000 CTE CTC CTM ADCDCCTL5, type R/W, offset 0xE14, reset 0x0000.0000 CTE CTC CTM ADCDCCTL5, type R/W, offset 0xE14, reset 0x0000.0000 CTE CTC CTM ADCDCCTL6, type R/W, offset 0xE18, reset 0x0000.0000 CTE CTC CTM ADCDCCTL6, type R/W, offset 0xE10, reset 0x0000.0000 CTE CTC CTM ADCDCCTL7, type R/W, offset 0xE10, reset 0x0000.0000 CTE CTC CTM ADCDCCTL7, type R/W, offset 0xE10, reset 0x0000.0000 | | CIE | CIC | CIM |
| ADCDCCTL2, type R/W, offset 0xE08, reset 0x0000.0000 ADCDCCTL3, type R/W, offset 0xE0C, reset 0x0000.0000 ADCDCCTL4, type R/W, offset 0xE10, reset 0x0000.0000 ADCDCCTL4, type R/W, offset 0xE10, reset 0x0000.0000 ADCDCCTL5, type R/W, offset 0xE10, reset 0x0000.0000 ADCDCCTL6, type R/W, offset 0xE14, reset 0x0000.0000 ADCDCCTL6, type R/W, offset 0xE18, reset 0x0000.0000 ADCDCCTL7, type R/W, offset 0xE10, reset 0x0000.0000 ADCDCCMP0, type R/W, offset 0xE40, reset 0x0000.0000 ADCDCCMP1, type R/W, offset 0xE40, reset 0x0000.0000 ADCDCCMP1, type R/W, offset 0xE44, reset 0x0000.0000 ADCDCCMP1, type R/W, offset 0xE44, reset 0x0000.0000 ADCDCCMP2, type R/W, offset 0xE44, reset 0x0000.0000 ADCDCCMP2, type R/W, offset 0xE44, reset 0x0000.00000 | ADCDCCTL2, type R/W, offset 0xE08, reset 0x0000.0000 CTE CTC CTM ADCDCCTL3, type R/W, offset 0xE0C, reset 0x0000.0000 CTE CTC CTM ADCDCCTL4, type R/W, offset 0xE10, reset 0x0000.0000 CTE CTC CTM ADCDCCTL5, type R/W, offset 0xE14, reset 0x0000.0000 CTE CTC CTM ADCDCCTL5, type R/W, offset 0xE14, reset 0x0000.0000 CTE CTC CTM ADCDCCTL6, type R/W, offset 0xE18, reset 0x0000.0000 CTE CTC CTM ADCDCCTL7, type R/W, offset 0xE1C, reset 0x0000.0000 CTE CTC CTM ADCDCCTL7, type R/W, offset 0xE1C, reset 0x0000.0000 | | | | |
| ADCDCCTL2, type R/W, offset 0xE08, reset 0x0000.0000 ADCDCCTL3, type R/W, offset 0xE0C, reset 0x0000.0000 ADCDCCTL4, type R/W, offset 0xE10, reset 0x0000.0000 ADCDCCTL4, type R/W, offset 0xE10, reset 0x0000.0000 ADCDCCTL5, type R/W, offset 0xE10, reset 0x0000.0000 ADCDCCTL5, type R/W, offset 0xE14, reset 0x0000.0000 ADCDCCTL6, type R/W, offset 0xE14, reset 0x0000.0000 ADCDCCTL6, type R/W, offset 0xE18, reset 0x0000.0000 ADCDCCTL6, type R/W, offset 0xE18, reset 0x0000.0000 ADCDCCTL6, type R/W, offset 0xE18, reset 0x0000.0000 ADCDCCTL7, type R/W, offset 0xE10, reset 0x0000.0000 ADCDCCMP0, type R/W, offset 0xE40, reset 0x0000.0000 ADCDCCMP1, type R/W, offset 0xE40, reset 0x0000.0000 COMP1 COMP1 COMP1 COMP0 ADCDCCMP2, type R/W, offset 0xE44, reset 0x0000.0000 ADCDCCMP2, type R/W, offset 0xE44, reset 0x0000.0000 ADCDCCMP2, type R/W, offset 0xE44, reset 0x0000.0000 COMP1 COMP0 ADCDCCMP2, type R/W, offset 0xE48, reset 0x0000.0000 | ADCDCCTL2, type R/W, offset 0xE08, reset 0x0000.0000 CTE CTC CTM ADCDCCTL3, type R/W, offset 0xE0C, reset 0x0000.0000 CTE CTC CTM ADCDCCTL4, type R/W, offset 0xE10, reset 0x0000.0000 CTE CTC CTM ADCDCCTL5, type R/W, offset 0xE14, reset 0x0000.0000 CTE CTC CTM ADCDCCTL5, type R/W, offset 0xE14, reset 0x0000.0000 CTE CTC CTM ADCDCCTL6, type R/W, offset 0xE18, reset 0x0000.0000 CTE CTC CTM ADCDCCTL7, type R/W, offset 0xE1C, reset 0x0000.0000 CTE CTC CTM ADCDCCTL7, type R/W, offset 0xE1C, reset 0x0000.0000 | | OIE | 010 | 0114 |
| CTE CTC CTM CIE CIC CIM ADCDCCTL3, type R/W, offset 0x50C, reset 0x0000.0000 CTE CTC CTM CIE CIC CIM ADCDCCTL4, type R/W, offset 0x510, reset 0x0000.0000 ADCDCCTL4, type R/W, offset 0x510, reset 0x0000.0000 CTE CTC CTM CIE CIC CIM ADCDCCTL5, type R/W, offset 0x514, reset 0x0000.0000 CTE CTC CTM CIE CIC CIM ADCDCCTL5, type R/W, offset 0x514, reset 0x0000.0000 ADCDCCTL5, type R/W, offset 0x514, reset 0x0000.0000 CTE CTC CTM CIE CIC CIM ADCDCCTL5, type R/W, offset 0x516, reset 0x0000.0000 ADCDCCTL5, type R/W, offset 0x516, reset 0x0000.0000 CTE CTC CTM CIE CIC CIM ADCDCCTL7, type R/W, offset 0x516, reset 0x0000.0000 CTE CTC CTM CIE CIC CIM ADCDCCTL7, type R/W, offset 0x516, reset 0x0000.0000 ADCDCCMP0, type R/W, offset 0x540, reset 0x0000.0000 COMP1 COMP0 ADCDCCMP1, type R/W, offset 0x544, reset 0x0000.0000 ADCDCCMP1, type R/W, offset 0x544, reset 0x0000.0000 ADCDCCMP1, type R/W, offset 0x544, reset 0x0000.0000 COMP1 COMP0 ADCDCCMP2, type R/W, offset 0x548, reset 0x0000.0000 | ADCDCCTL3, type R/W, offset 0xE0C, reset 0x0000.0000 CTE CTC CTM ADCDCCTL4, type R/W, offset 0xE10, reset 0x0000.0000 CTE CTC CTM ADCDCCTL5, type R/W, offset 0xE14, reset 0x0000.0000 CTE CTC CTM ADCDCCTL6, type R/W, offset 0xE18, reset 0x0000.0000 CTE CTC CTM ADCDCCTL6, type R/W, offset 0xE18, reset 0x0000.0000 CTE CTC CTM ADCDCCTL7, type R/W, offset 0xE1C, reset 0x0000.0000 CTE CTC CTM ADCDCCTL7, type R/W, offset 0xE1C, reset 0x0000.0000 | | CIE | CIC | CIM |
| ADCDCCTL3, type R/W, offset 0xE0C, reset 0x0000.0000 CTE CTC CTM CIE CIE CIC CIM ADCDCCTL4, type R/W, offset 0xE10, reset 0x0000.0000 CTE CTC CTM CIE CIC CIM ADCDCCTL5, type R/W, offset 0xE14, reset 0x0000.0000 CTE CTC CTM CIE CIC CIM ADCDCCTL5, type R/W, offset 0xE18, reset 0x0000.0000 CTE CTC CTM CIE CIC CIM ADCDCCTL5, type R/W, offset 0xE18, reset 0x0000.0000 CTE CTC CTM CIE CIC CIM ADCDCCTL7, type R/W, offset 0xE18, reset 0x0000.0000 CTE CTC CTM CIE CIC CIM ADCDCCTL7, type R/W, offset 0xE18, reset 0x0000.0000 CTE CTC CTM CIE CIC CIM ADCDCCTL7, type R/W, offset 0xE18, reset 0x0000.0000 CTE CTC CTM CIE CIC CIM ADCDCCMP0, type R/W, offset 0xE44, reset 0x0000.0000 ADCDCCMP1, type R/W, offset 0xE44, reset 0x0000.0000 ADCDCCMP1, type R/W, offset 0xE44, reset 0x0000.0000 ADCDCCMP2, type R/W, offset 0xE44, reset 0x0000.0000 ADCDCCMP2, type R/W, offset 0xE44, reset 0x0000.0000 ADCDCCMP2, type R/W, offset 0xE44, reset 0x0000.0000 | ADCDCCTL3, type R/W, offset 0xE0C, reset 0x0000.0000 CTE CTC CTM ADCDCCTL4, type R/W, offset 0xE10, reset 0x0000.0000 CTE CTC CTM ADCDCCTL5, type R/W, offset 0xE14, reset 0x0000.0000 CTE CTC CTM ADCDCCTL6, type R/W, offset 0xE18, reset 0x0000.0000 CTE CTC CTM ADCDCCTL7, type R/W, offset 0xE1C, reset 0x0000.0000 CTE CTC CTM ADCDCCTL7, type R/W, offset 0xE1C, reset 0x0000.0000 CTE CTC CTM ADCDCCMP0, type R/W, offset 0xE40, reset 0x0000.0000 | | | | |
| ADCDCCTL3, type R/W, offset 0xE0C, reset 0x0000.0000 CTE CTC CTM CIE CIE CIC CIM ADCDCCTL4, type R/W, offset 0xE10, reset 0x0000.0000 CTE CTC CTM CIE CIC CIM ADCDCCTL5, type R/W, offset 0xE14, reset 0x0000.0000 CTE CTC CTM CIE CIC CIM ADCDCCTL5, type R/W, offset 0xE18, reset 0x0000.0000 CTE CTC CTM CIE CIC CIM ADCDCCTL5, type R/W, offset 0xE18, reset 0x0000.0000 CTE CTC CTM CIE CIC CIM ADCDCCTL7, type R/W, offset 0xE18, reset 0x0000.0000 CTE CTC CTM CIE CIC CIM ADCDCCTL7, type R/W, offset 0xE18, reset 0x0000.0000 CTE CTC CTM CIE CIC CIM ADCDCCTL7, type R/W, offset 0xE18, reset 0x0000.0000 CTE CTC CTM CIE CIC CIM ADCDCCMP0, type R/W, offset 0xE44, reset 0x0000.0000 ADCDCCMP1, type R/W, offset 0xE44, reset 0x0000.0000 ADCDCCMP1, type R/W, offset 0xE44, reset 0x0000.0000 ADCDCCMP2, type R/W, offset 0xE44, reset 0x0000.0000 ADCDCCMP2, type R/W, offset 0xE44, reset 0x0000.0000 ADCDCCMP2, type R/W, offset 0xE44, reset 0x0000.0000 | ADCDCCTL3, type R/W, offset 0xE0C, reset 0x0000.0000 CTE CTC CTM ADCDCCTL4, type R/W, offset 0xE10, reset 0x0000.0000 CTE CTC CTM ADCDCCTL5, type R/W, offset 0xE14, reset 0x0000.0000 CTE CTC CTM ADCDCCTL6, type R/W, offset 0xE18, reset 0x0000.0000 CTE CTC CTM ADCDCCTL7, type R/W, offset 0xE1C, reset 0x0000.0000 CTE CTC CTM ADCDCCTL7, type R/W, offset 0xE1C, reset 0x0000.0000 CTE CTC CTM ADCDCCMP0, type R/W, offset 0xE40, reset 0x0000.0000 | | CIE | CIC | CIM |
| CTE | ADCDCCTL4, type R/W, offset 0xE10, reset 0x0000.0000 CTE CTC CTM ADCDCCTL5, type R/W, offset 0xE14, reset 0x0000.0000 CTE CTC CTM ADCDCCTL6, type R/W, offset 0xE18, reset 0x0000.0000 CTE CTC CTM ADCDCCTL6, type R/W, offset 0xE18, reset 0x0000.0000 CTE CTC CTM ADCDCCTL7, type R/W, offset 0xE1C, reset 0x0000.0000 CTE CTC CTM ADCDCCMP0, type R/W, offset 0xE40, reset 0x0000.0000 | | OIL | 010 | Olivi |
| ADCDCCTL4, type R/W, offset 0xE10, reset 0x0000.0000 CTE | ADCDCCTL4, type R/W, offset 0xE10, reset 0x0000.0000 CTE CTC CTM ADCDCCTL5, type R/W, offset 0xE14, reset 0x0000.0000 CTE CTC CTM ADCDCCTL6, type R/W, offset 0xE18, reset 0x0000.0000 CTE CTC CTM ADCDCCTL7, type R/W, offset 0xE1C, reset 0x0000.0000 CTE CTC CTM ADCDCCTL7, type R/W, offset 0xE1C, reset 0x0000.0000 | | | | |
| ADCDCCTL4, type R/W, offset 0xE10, reset 0x0000.0000 CTE | ADCDCCTL4, type R/W, offset 0xE10, reset 0x0000.0000 CTE CTC CTM ADCDCCTL5, type R/W, offset 0xE14, reset 0x0000.0000 CTE CTC CTM ADCDCCTL6, type R/W, offset 0xE18, reset 0x0000.0000 CTE CTC CTM ADCDCCTL7, type R/W, offset 0xE1C, reset 0x0000.0000 CTE CTC CTM ADCDCCTL7, type R/W, offset 0xE1C, reset 0x0000.0000 | | CIE | CIC | CIM |
| CTE CTC CTM CIE CIC CIM ADCDCCTL5, type R/W, offset 0xE14, reset 0x0000.0000 CTE CTC CTM CIE CIC CIM ADCDCCTL6, type R/W, offset 0xE18, reset 0x0000.0000 CTE CTC CTM CIE CIC CIM ADCDCCTL7, type R/W, offset 0xE1C, reset 0x0000.0000 CTE CTC CTM CIE CIC CIM ADCDCCTL7, type R/W, offset 0xE1C, reset 0x0000.0000 CTE CTC CTM CIE CIC CIM ADCDCCMP0, type R/W, offset 0xE40, reset 0x0000.0000 COMP1 COMP1 COMP0 ADCDCCMP1, type R/W, offset 0xE44, reset 0x0000.0000 COMP1 COMP0 ADCDCCMP2, type R/W, offset 0xE48, reset 0x0000.0000 COMP1 COMP0 ADCDCCMP2, type R/W, offset 0xE48, reset 0x0000.0000 COMP1 COMP0 | ADCDCCTL5, type R/W, offset 0xE14, reset 0x0000.0000 CTE CTC CTM ADCDCCTL6, type R/W, offset 0xE18, reset 0x0000.0000 CTE CTC CTM ADCDCCTL7, type R/W, offset 0xE1C, reset 0x0000.0000 CTE CTC CTM ADCDCCTL7, type R/W, offset 0xE1C, reset 0x0000.0000 | | | | |
| ADCDCCTL5, type R/W, offset 0xE14, reset 0x0000.0000 CTE | ADCDCCTL5, type R/W, offset 0xE14, reset 0x0000.0000 CTE CTC CTM ADCDCCTL6, type R/W, offset 0xE18, reset 0x0000.0000 CTE CTC CTM ADCDCCTL7, type R/W, offset 0xE1C, reset 0x0000.0000 CTE CTC CTM ADCDCCMP0, type R/W, offset 0xE40, reset 0x0000.0000 | | | | |
| CTE CTC CTM CIE CIC CIM ADCDCCTL6, type R/W, offset 0xE18, reset 0x0000.0000 CTE CTC CTM CIE CIC CIM ADCDCCTL7, type R/W, offset 0xE1C, reset 0x0000.0000 CTE CTC CTM CIE CIC CIM ADCDCCMP0, type R/W, offset 0xE40, reset 0x0000.0000 COMP1 COMP0 ADCDCCMP1, type R/W, offset 0xE44, reset 0x0000.0000 COMP1 COMP0 ADCDCCMP2, type R/W, offset 0xE48, reset 0x0000.0000 COMP1 COMP0 ADCDCCMP2, type R/W, offset 0xE48, reset 0x0000.0000 COMP1 COMP0 | ADCDCCTL6, type R/W, offset 0xE18, reset 0x0000.0000 CTE CTC CTM ADCDCCTL7, type R/W, offset 0xE1C, reset 0x0000.0000 CTE CTC CTM ADCDCCMP0, type R/W, offset 0xE40, reset 0x0000.0000 | | CIE | CIC | CIM |
| ADCDCCTL6, type R/W, offset 0xE18, reset 0x0000.0000 CTE CTC CTM CIE CIC CIM ADCDCCTL7, type R/W, offset 0xE1C, reset 0x0000.0000 CTE CTC CTM CIE CIE CIC CIM ADCDCCMP0, type R/W, offset 0xE40, reset 0x0000.0000 COMP1 COMP0 ADCDCCMP1, type R/W, offset 0xE44, reset 0x0000.0000 COMP1 COMP0 ADCDCCMP2, type R/W, offset 0xE48, reset 0x0000.0000 COMP1 COMP0 ADCDCCMP2, type R/W, offset 0xE48, reset 0x0000.0000 COMP1 COMP1 COMP0 ADCDCCMP2, type R/W, offset 0xE48, reset 0x0000.0000 | ADCDCCTL6, type R/W, offset 0xE18, reset 0x0000.0000 CTE CTC CTM ADCDCCTL7, type R/W, offset 0xE1C, reset 0x0000.0000 CTE CTC CTM ADCDCCMP0, type R/W, offset 0xE40, reset 0x0000.0000 | | | | |
| ADCDCCTL6, type R/W, offset 0xE18, reset 0x0000.0000 CTE CTC CTM CIE CIC CIM ADCDCCTL7, type R/W, offset 0xE1C, reset 0x0000.0000 CTE CTC CTM CIE CIE CIC CIM ADCDCCMP0, type R/W, offset 0xE40, reset 0x0000.0000 COMP1 COMP0 ADCDCCMP1, type R/W, offset 0xE44, reset 0x0000.0000 COMP1 COMP0 ADCDCCMP2, type R/W, offset 0xE48, reset 0x0000.0000 COMP1 COMP0 ADCDCCMP2, type R/W, offset 0xE48, reset 0x0000.0000 COMP1 COMP1 COMP0 ADCDCCMP2, type R/W, offset 0xE48, reset 0x0000.0000 | ADCDCCTL6, type R/W, offset 0xE18, reset 0x0000.0000 CTE CTC CTM ADCDCCTL7, type R/W, offset 0xE1C, reset 0x0000.0000 CTE CTC CTM ADCDCCMP0, type R/W, offset 0xE40, reset 0x0000.0000 | | | | |
| ADCDCCTL7, type R/W, offset 0xE1C, reset 0x0000.0000 CTE CTC CTM CIE CIE CIC CIM ADCDCCTL7, type R/W, offset 0xE1C, reset 0x0000.0000 CTE CTC CTM CIE CIE CIC CIM ADCDCCMP0, type R/W, offset 0xE40, reset 0x0000.0000 COMP1 COMP1 COMP1 COMP1 COMP0 ADCDCCMP1, type R/W, offset 0xE44, reset 0x0000.0000 COMP1 | ADCDCCTL7, type R/W, offset 0xE1C, reset 0x0000.0000 CTE CTC CTM ADCDCCMP0, type R/W, offset 0xE40, reset 0x0000.0000 | | CIE | CIC | CIM |
| ADCDCCTL7, type R/W, offset 0xE1C, reset 0x0000.0000 CTE CTC CTM CIE CIC CIM ADCDCCMP0, type R/W, offset 0xE40, reset 0x0000.0000 COMP1 COMP1 COMP1 COMP1 COMP1 COMP1 COMP0 ADCDCCMP1, type R/W, offset 0xE44, reset 0x0000.0000 COMP1 COMP1 COMP0 ADCDCCMP2, type R/W, offset 0xE48, reset 0x0000.0000 COMP1 COMP1 COMP1 COMP1 COMP1 | ADCDCCTL7, type R/W, offset 0xE1C, reset 0x0000.0000 CTE CTC CTM ADCDCCMP0, type R/W, offset 0xE40, reset 0x0000.0000 | | | | |
| ADCDCCTL7, type R/W, offset 0xE1C, reset 0x0000.0000 CTE CTC CTM CIE CIC CIM ADCDCCMP0, type R/W, offset 0xE40, reset 0x0000.0000 COMP1 COMP1 COMP1 COMP1 COMP1 COMP1 COMP0 ADCDCCMP1, type R/W, offset 0xE44, reset 0x0000.0000 COMP1 COMP1 COMP0 ADCDCCMP2, type R/W, offset 0xE48, reset 0x0000.0000 COMP1 COMP1 COMP1 COMP1 COMP1 | ADCDCCTL7, type R/W, offset 0xE1C, reset 0x0000.0000 CTE CTC CTM ADCDCCMP0, type R/W, offset 0xE40, reset 0x0000.0000 | | | | |
| CTE CTC CTM CIE CIC CIM ADCDCCMP0, type R/W, offset 0xE40, reset 0x0000.0000 COMP1 COMP0 ADCDCCMP1, type R/W, offset 0xE44, reset 0x0000.0000 COMP1 COMP0 ADCDCCMP2, type R/W, offset 0xE48, reset 0x0000.0000 COMP1 COMP0 COMP1 | ADCDCCMP0, type R/W, offset 0xE40, reset 0x0000.0000 | | CIE | CIC | CIM |
| ADCDCCMP0, type R/W, offset 0xE40, reset 0x0000.0000 COMP1 COMP0 ADCDCCMP1, type R/W, offset 0xE44, reset 0x0000.0000 COMP1 COMP0 ADCDCCMP2, type R/W, offset 0xE48, reset 0x0000.0000 COMP0 ADCDCCMP2, type R/W, offset 0xE48, reset 0x0000.0000 COMP1 COMP1 | ADCDCCMP0, type R/W, offset 0xE40, reset 0x0000.0000 | | | | |
| ADCDCCMP0, type R/W, offset 0xE40, reset 0x0000.0000 COMP1 COMP0 ADCDCCMP1, type R/W, offset 0xE44, reset 0x0000.0000 COMP1 COMP0 ADCDCCMP2, type R/W, offset 0xE48, reset 0x0000.0000 COMP0 ADCDCCMP2, type R/W, offset 0xE48, reset 0x0000.0000 COMP1 COMP1 | ADCDCCMP0, type R/W, offset 0xE40, reset 0x0000.0000 | | | | |
| COMP1 COMP0 ADCDCCMP1, type R/W, offset 0xE44, reset 0x0000.0000 COMP1 COMP0 ADCDCCMP2, type R/W, offset 0xE48, reset 0x0000.0000 COMP0 ADCDCCMP2, type R/W, offset 0xE48, reset 0x0000.0000 COMP1 COMP1 | | | CIE | CIC | CIM |
| ADCDCCMP1, type R/W, offset 0xE44, reset 0x0000.0000 ADCDCCMP2, type R/W, offset 0xE48, reset 0x0000.0000 ADCDCCMP2, type R/W, offset 0xE48, reset 0x0000.0000 COMP1 COMP1 | ADCDCCMP1, type R/W, offset 0xE44, reset 0x0000.0000 | | | | |
| ADCDCCMP1, type R/W, offset 0xE44, reset 0x0000.0000 COMP1 COMP0 ADCDCCMP2, type R/W, offset 0xE48, reset 0x0000.0000 COMP1 COMP1 | ADCDCCMP1, type R/W, offset 0xE44, reset 0x0000.0000 | | | | |
| COMP1 | ADCDCCMP1, type R/W, offset 0x244, reset 0x0000.0000 | COMP | | | |
| ADCDCCMP2, type R/W, offset 0xE48, reset 0x0000.0000 COMP1 | | COM | | | |
| ADCDCCMP2, type R/W, offset 0xE48, reset 0x0000.0000 COMP1 | | | | | |
| COMP1 | ADCDCCMP2 type R/W offset 0yE48 reset 0y0000 0000 | COM | | | |
| | | COMI | P1 | | |
| | | | | | |
| ADCDCCMP3, type R/W, offset 0xE4C, reset 0x0000.0000 | ADCDCCMP3, type R/W, offset 0xE4C, reset 0x0000.0000 | | | | |
| COMP1 | , | | P1 | | |
| COMPO | | COMP | | | |
| ADCDCCMP4, type R/W, offset 0xE50, reset 0x0000.0000 | ADCDCCMP4, type R/W, offset 0xE50, reset 0x0000.0000 | | | | |
| | | | | | |
| COMP1 | | COMP | P1 | | |

| | | | | | | | | | | | | T | | | |
|---------------------------------------|--|----------------------|--------------|------------------|------------|-----------|-------------|-------------|---------|---------|----------|-----------|--------|----------|---------|
| 31 15 | 30 14 | 29 13 | 28 12 | 27 11 | 26 10 | 25 9 | 24 8 | 23 7 | 22 6 | 21 5 | 20 4 | 19 | 18 | 17 1 | 16 0 |
| | MP5, type F | | | | | | | | | | | | | • | |
| | 2, 3, 42 | | | | | | | | | СО | MP1 | | | | |
| | | | | | | | | | | | MP0 | | | | |
| ADCDCC | MP6, type F | R/W, offset | 0xE58, rese | et 0x0000.0 | 0000 | | | | | | | | | | |
| | | | | | | | | | | CO | MP1 | | | | |
| | | | | | | | | | | СО | MP0 | | | | |
| ADCDCC | MP7, type F | R/W, offset | 0xE5C, res | et 0x0000. | 0000 | | | | | | | | | | |
| | | | | | | | | | | CO | MP1 | | | | |
| | | | | | | | | | | СО | MP0 | | | | |
| UARTO E | sal Asyn base: 0x40 base: 0x40 base: 0x40 | 000.C000 000.D000 | ıs Recei | vers/Tra | nsmittei | rs (UAR1 | ſs) | | | | | | | | |
| UARTDR, | , type R/W, | offset 0x00 | 0, reset 0x0 | 0000.0000 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | OE | BE | PE | FE | | | | D | ATA | | | |
| UARTRSI | R/UARTECI | R, type RO, | offset 0x00 | 04, reset 0: | ×0000.0000 | (Read-Onl | y Status Re | egister) | | | | | | | |
| | | | | | | | | | | | | | | | |
| HARTE | D#14.5== | | -66 | 24 | | 2041: - | | | | | | OE | BE | PE | FE |
| UARTRSI | R/UARTECI | K, type WO | , offset 0x0 | iu4, reset 0 | XUUUU.0000 | (Write-On | y Error Cle | ear Registe | r) | | | | | | |
| | | | | | | | | | | | D. | ATA | | | |
| IIADTED | type RO, o | ffeet 0v019 | rocot OvO | 000 0000 | | | | | | | | 31/2 | | | |
| UAKTI K, | type NO, 0 | IISEL UAU IC | , reset uxu | | | | | | | | | | | | |
| | | | | | | | | TXFE | RXFF | TXFF | RXFE | BUSY | | | |
| UARTII P | R, type R/W | V. offset Oxi | 020. reset 0 | ×0000 000 | 0 | | | 17412 | | 17411 | .0 | 1 200. | | | |
| · · · · · · · · · · · · · · · · · · · | , , , po | ., | | | | | | | | | | | | | |
| | | | | | | | | | | | ILPE | I DVSR | | | |
| UARTIBR | RD, type R/V | V, offset 0x | 024, reset (| 0x0000.000 | 0 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | 1 | | | | DIV | INT | 1 | 1 | | | 1 | ı | 1 |
| UARTFB | RD, type R/ | W, offset 0 | x028, reset | 0x0000.00 | 00 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | DIVI | RAC | | |
| UARTLC | RH, type R/ | W, offset 0 | x02C, reset | 0x0000.00 | 00 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | SPS | WL | -EN | FEN | STP2 | EPS | PEN | BRK |
| UARTCT | L, type R/W | , offset 0x0 | 30, reset 0 | x0000.0300 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | RXE | TXE | LBE | LIN | HSE | EOT | SMART | SIRLP | SIREN | UARTEN |
| UARTIFL | S, type R/W | /, offset 0x0 | 034, reset 0 | x0000.001 | 2 | | | 1 | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | RXIFLSEL | | | TXIFLSEL | |
| UARTIM, | type R/W, c | offset 0x03 | 8, reset 0x0 | 0000.0000 | | | | | | | | | | | |
| LME5IM | I ME1IM | LMSBIM | | | OEIM | BEIM | PEIM | FEIM | RTIM | TXIM | RXIM | DSRIM | DCDIM | CTSIM | RIIM |
| | s, type RO, o | | C reset 0v4 | 0000 0005 | OEIIVI | DEIIVI | FEIIVI | I CIIVI | IXTIIVI | I Alivi | IXAIIVI | DOKIN | DODIN | CISIN | IXIIIVI |
| CANTRIO | , type RO, 0 | Oliser OXOS | o, reset uxt | | | | | | | | | | | | |
| LME5RIS | LME1RIS | LMSBRIS | | | OERIS | BERIS | PERIS | FERIS | RTRIS | TXRIS | RXRIS | DSRRIS | DCDRIS | CTSRIS | RIRIS |
| | S, type RO, | | | 0000.0000 | | 0 | | 1 | | | | 1 | | | |
| ., | , .,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, | | _, | | | | | | | | | | | | |
| LME5MIS | LME1MIS | LMSBMIS | | | OEMIS | BEMIS | PEMIS | FEMIS | RTMIS | TXMIS | RXMIS | DSRMIS | DCDMIS | CTSMIS | RIMIS |
| | | | | | | | | | | | | <u> </u> | | | |

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|----------|--------------|--------------|--------------|-------------|-------|------|------|------|------|------|------|--------|--------|--------|--------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| UARTICR | , type W1C | , offset 0x0 | 44, reset 0 | x0000.0000 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| LME5MIC | LME1MIC | LMSBMIC | | | OEIC | BEIC | PEIC | FEIC | RTIC | TXIC | RXIC | DSRMIC | DCDMIC | CTSMIC | RIMIC |
| UARTDM | ACTL, type | R/W, offse | t 0x048, res | set 0x0000. | 0000 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | DMAERR | TXDMAE | RXDMAE |
| UARTLCT | L, type R/\ | V, offset 0x | 090, reset (| 0x0000.000 | 0 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | BL | EN | | | | MASTER |
| UARTLSS | s, type RO, | offset 0x09 | 4, reset 0x | 0000.0000 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | TS | SS | | | | | | | |
| UARTLTIN | M, type RO | offset 0x0 | 98, reset 0x | k0000.0000 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | TIM | 1ER | | | | | | | |
| UARTPeri | iphID4, typ | e RO, offse | t 0xFD0, re | set 0x0000 | .0000 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | PI | D4 | | | |
| UARTPeri | iphID5, typ | e RO, offse | t 0xFD4, re | set 0x0000 | .0000 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | PI | D5 | | | |
| UARTPeri | iphID6, typ | e RO, offse | t 0xFD8, re | set 0x0000 | .0000 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | PI | D6 | | | |
| UARTPeri | iphID7, typ | e RO, offse | t 0xFDC, re | eset 0x0000 | .0000 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | PI | D7 | | | |
| UARTPeri | iphID0, typ | e RO, offse | t 0xFE0, re | set 0x0000 | .0060 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | PI | D0 | | | |
| UARTPeri | iphID1, typ | e RO, offse | t 0xFE4, re | set 0x0000 | .0000 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | PI | D1 | | | |
| UARTPeri | iphID2, typ | e RO, offse | t 0xFE8, re | set 0x0000 | .0018 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | PI | D2 | | | |
| UARTPeri | iphID3, typ | e RO, offse | t 0xFEC, re | set 0x0000 | .0001 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | PI | D3 | | | |
| UARTPC | ellID0, type | RO, offset | 0xFF0, res | et 0x0000.0 | 00D | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | CI | D0 | | | |
| UARTPC | ellID1, type | RO, offset | 0xFF4, res | et 0x0000.0 | 0F0 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | CI | D1 | | | |
| UARTPC | ellID2, type | RO, offset | 0xFF8, res | et 0x0000.0 | 005 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | CI | D2 | | | |
| UARTPC | ellID3, type | RO, offset | 0xFFC, res | et 0x0000.0 | 00B1 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | CI | D3 | | | |
| | | | | | | | | | | | | | | | |

| 31 | 30 | 29 | 28 | 27 11 | 26 10 | 25 | 24 | 23 7 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|-----------------|---|-------------|--------------|--------------|----------|----|----|---------|-----|----|-----|----------|-------|--------|--------|
| 15 | 14 | 13 | 12 | | 10 | 9 | 8 | | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SSI0 bas | conous Se: 0x4000 se: 0x4000 | .8000 | ertace (S | SSI) | | | | | | | | | | | |
| SSICR0, t | ype R/W, of | fset 0x000 | , reset 0x0 | 000.0000 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | CR | | | | SPH | SPO | FI | RF | | D | SS | |
| SSICR1, t | ype R/W, of | fset 0x004 | , reset 0x0 | 000.0000 | | | | | | | | | | | |
| | | | | | | | | | | | EOT | SOD | MS | SSE | LBM |
| SSIDR, ty | pe R/W, offs | set 0x008, | reset 0x00 | 00.0000 | | | | | | | | 1 002 | | 002 | |
| · · · | | <u> </u> | | | | | | | | | | | | | |
| | | | | | | | D | ATA | | | | | | | |
| SSISR, ty | pe RO, offs | et 0x00C, i | reset 0x000 | 0.0003 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | BSY | RFF | RNE | TNF | TFE |
| SSICPSR | , type R/W, o | ortset 0x0 | iu, reset 0x | 0000.0000 | | | | | | | | | | | |
| | | | | | | | | | | | CPS | DVSR | | | |
| SSIIM, typ | oe R/W, offs | et 0x014, ı | reset 0x000 | 0.0000 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | TXIM | RXIM | RTIM | RORIM |
| SSIRIS, ty | pe RO, offs | et 0x018, | reset 0x000 | 00.0008 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | TXRIS | RXRIS | RTRIS | RORRIS |
| SSIMIS, ty | ype RO, offs | set uxu1C, | reset uxuu | 00.0000 | | | | | | | | | | | |
| | | | | | | | | | | | | TXMIS | RXMIS | RTMIS | RORMIS |
| SSIICR, ty | pe W1C, of | fset 0x020 |), reset 0x0 | 000.0000 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | RTIC | RORIC |
| SSIDMAC | TL, type R/\ | W, offset 0 | x024, reset | 0x0000.00 | 00 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | TXDMAE | RXDMAE |
| SSIPeripi | nID4, type R | O, offset 0 | xFD0, rese | t 0x0000.00 | 000 | | | | | | | | | | |
| | | | | | | | | | | | PI | D4 | | | |
| SSIPeriph | nID5, type R | O, offset 0 | xFD4, rese | t 0x0000.00 | 000 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | PI | D5 | | | |
| SSIPeripl | nID6, type R | O, offset 0 | xFD8, rese | t 0x0000.00 | 000 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | PI | ID6 | | | |
| SSIPeriph | nID7, type R | U, offset 0 | xFDC, rese | et 0x0000.00 | UUO | | | | | | | | | | |
| | | | | | | | | | | | PI | D7 | | | |
| SSIPeriph | nID0, type R | O, offset 0 | xFE0, rese | t 0x0000.00 |)22 | | | | | | | | | | |
| · · · · · · · · | , ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, | , , , , , , | ., | | | | | | | | | | | | |
| | | | | | | | | | | | PI | D0 | | | |
| SSIPeriph | ID1, type R | O, offset 0 | xFE4, rese | t 0x0000.00 | 000 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | PI | D1 | | | |

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|---------------------|---------------|--------------|------------------------|------------------|--------------|------------|---------|----|--------|------|--------|---------|--------|-------|------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SSIPerip | hID2, type F | RO, offset (| 0xFE8, rese | et 0x0000.00 | 018 | | | | | | | | | | |
| | | | | | | | | | | | | D0 | | | |
| CCIDorin | hID2 tupo E | O offeet (| DVEEC root | et 0x0000.0 | 004 | | | | | | PI | D2 | | | |
| SSIFEIIP | IIIDS, type r | (O, Oliset (| JAFEC, IES | | 001 | | | | | | | | | | |
| | | | | | | | | | | | PI | D3 | | | |
| SSIPCell | ID0, type R | D, offset 0x | rF0, reset | 0x0000.000 |)D | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | CI | D0 | | | |
| SSIPCell | ID1, type R | O, offset 0x | cFF4, reset | 0x0000.00F | 0 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| 20120 11 | | | === | | | | | | | | CI | D1 | | | |
| SSIPCell | ID2, type R | D, offset 0x | (FF8, reset | 0x0000.000 |)5 | | | | | | | | | | |
| | | | | | | | | | | | CI | D2 | | | |
| SSIPCell | ID3, type R | D, offset 0x | ∴ cFFC, reset | 0x0000.00I | В1 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | CI | D3 | | | |
| Inter-In | ntegrated | l Circuit | (I ² C) Int | erface | | | | | | | | | | | |
| I ² C Ma | | | | | | | | | | | | | | | |
| I2C Mas | ter 0 base | | | | | | | | | | | | | | |
| | ter 1 base | | | 2000 0000 | | | | | | | | | | | |
| IZCIVISA, | type R/W, c | mset uxuu | u, reset uxt | | | | | | | | | | | | |
| | | | | | | | | | | | SA | | | | R/S |
| I2CMCS, | type RO, of | ffset 0x004 | , reset 0x0 | □ 000.0000 (R | lead-Only \$ | Status Reg | ister) | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | BUSBSY | IDLE | ARBLST | DATACK | ADRACK | ERROR | BUSY |
| I2CMCS, | type WO, o | ffset 0x004 | 1, reset 0x0 | 000.0000 (V | Vrite-Only | Control Re | gister) | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | ACK | STOP | START | RUN |
| I2CMDR, | type R/W, o | offset 0x00 | 8, reset 0x0 | 0000.0000 | | | | | | | | 1 | | | |
| | | | | | | | | | | | DA | ATA | | | |
| I2CMTPR | type R/W, | offset 0x0 | OC. reset 0 | x0000.0001 | | | | | | | | | | | |
| | , ,,,,, | | | | | | | | | | | | | | |
| | | | | | | | | | | | TI | PR | | | |
| I2CMIMR | , type R/W, | offset 0x01 | 10, reset 0x | 0000.0000 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | IM |
| I2CMRIS | type RO, o | ffset 0x014 | 4, reset 0x0 | 0000.0000 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | DIC |
| ISCMMIC | , type RO, c | effoot 0v01 | e rooot Ov | 0000 0000 | | | | | | | | | | | RIS |
| IZCIVIIVIIS | , type RO, c | JIISEL UXU I | o, reset uxt | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | MIS |
| I2CMICR | , type WO, | offset 0x01 | C, reset 0x | 0000.0000 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | IC |
| I2CMCR, | type R/W, o | offset 0x02 | 0, reset 0x0 | 0000.0000 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | SFE | MFE | | | | LPBK |

| 24 | 20 | 20 | 20 | 1 27 | 26 | 25 | 24 | 1 22 | 22 | 24 | 20 | 10 | 10 | 17 | 16 |
|---------------------|--------------|-------------|-------------------------|-------------|-----------|-------------|----------|---------|---------|---------|---------|------------|---------|----------|---------|
| 31 15 | 30 14 | 29 13 | 28 12 | 27 11 | 26 10 | 25 9 | 24 8 | 23 7 | 22 6 | 21 5 | 20 4 | 19 3 | 18 | 17 | 16 0 |
| | | | (I ² C) Into | | | | | | | | | | | | |
| ² C Slav | _ | Onoun | (1 0) 1110 | oriuoc | | | | | | | | | | | |
| | e 0 base: 0 | 0x4002.0 | 800 | | | | | | | | | | | | |
| 2C Slave | 1 base: 0 | 0x4002.1 | 800 | | | | | | | | | | | | |
| 2CSOAR, | type R/W, | offset 0x0 | 00, reset 0x | 0000.0000 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | OAR | | | |
| I2CSCSR, 1 | type RO, o | ffset 0x00 | 04, reset 0x0 | 0000.0000 (| Read-Only | Status Reg | gister) | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | FBR | TREQ | RREQ |
| IZCSCSR, 1 | type WO, c | omset uxu | 04, reset 0x | 0000.0000 (| write-Oni | y Control R | egister) | 1 | | | | ı | | | |
| | | | | | | | | | | | | | | | DA |
| ISCEDE 64 | no P/M of | feat Ov00 | 8, reset 0x0 | 000 0000 | | | | | | | | | | | DA |
| ZOODK, ty | pe K/W, OI | ISEL UXUU | o, reset oxo | | | | | | | | | | | | |
| | | | | | | | | | | | D.A | I ATA | | | |
| I2CSIMR. t | ype R/W. o | offset 0x00 | C, reset 0x | 0000.0000 | | | | 1 | | | | | | | |
| ,, | . ,- | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | STOPIM | STARTIM | DATAIM |
| 2CSRIS, ty | ype RO, of | fset 0x010 |), reset 0x00 | 000.0000 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | STOPRIS | STARTRIS | DATARIS |
| I2CSMIS, t | ype RO, of | fset 0x014 | 4, reset 0x0 | 000.000 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | STOPMIS | STARTMIS | DATAMIS |
| I2CSICR, ty | ype WO, of | ffset 0x01 | 8, reset 0x0 | 000.0000 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | STOPIC | STARTIC | DATAIC |
| | | | rk (CAN) | Module | | | | | | | | | | | |
| CANO bas | | | 20 4 0 | 2000 2004 | | | | | | | | | | | |
| CANCIL, t | ype R/W, o | offset UXU | 00, reset 0x | 0000.0001 | | | | | | | | ı | | | |
| | | | | | | | | TEST | CCE | DAR | | EIE | SIE | IE | INIT |
| CANSTS t | tyne R/W o | offset OxO(| 04, reset 0xt | 0000 0000 | | | | 1 1201 | OOL | DAIX | | LIL | OIL | 15 | 11411 |
| J. 1010, 1 | .ypc 1611, 0 | moet oxot | , 10001 020 | | | | | | | | | | | | |
| | | | | | | | | BOFF | EWARN | EPASS | RXOK | TXOK | | LEC | |
| CANERR, 1 | type RO, o | ffset 0x00 | 8, reset 0x0 | 0000.0000 | | | | 1 | | | | <u> </u> | | | |
| | | | | | | | | | | | | | | | |
| RP | | | | REC | | | | | | | TI | EC . | | | |
| CANBIT, ty | pe R/W, of | fset 0x00 | C, reset 0x0 | 000.2301 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | TSEG2 | | | TS | EG1 | | S | JW | | | В | RP | | |
| CANINT, ty | pe RO, off | set 0x010 | , reset 0x00 | 00.000 | | | | | | | | _ | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | IN | TID | | | | | | | |
| CANTST, ty | ype R/W, o | ffset 0x01 | 4, reset 0x0 | 0000.0000 | | | | | | | | | | | |
| | | | | | | | | BY | | V | LDAGIC | 011 = 1.1= | DACIC | | |
| | | | | | | | | RX | Т | X | LBACK | SILENT | BASIC | | |
| JANBRPE | , type R/W, | , offset 0x | 018, reset 0 | x0000.0000 |) | | | | | | | | | | |
| | | | | | | | | | | | | | | DE | |
| | | | | | | | | | | | | | BH | RPE | |

| | | | | | | | 1 | | | | | | | | 1 |
|-----------|---------------|---------------|-------------|--------------|----------|-------|--------|--------|--------|-----|---------|--------------|--------------------|-------|-------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| CANIF1CF | RQ, type R/ | W, offset 0: | x020, reset | 0x0000.00 | 01 | | | ı | | | | ı | | | |
| DLIOV | | | | | | | | | | | | | 1.15.4 | | |
| BUSY | DO tura D/ | W -ff4 0 | w000 maaat | 0~0000 00 | 04 | | | | | | | MN | UIVI | | |
| CANIFZCE | KQ, type K/ | vv, onset u | x080, reset | UXUUUU.UU | U1 | | | | | | | | | | |
| BUSY | | | | | | | | | | | | MN | LIM | | |
| | MSK tyne F | R/W offset | 0x024, rese | et OxOOOO O | 000 | | | | | | | | | | |
| | | , | J. 100 | | | | | | | | | | | | |
| | | | | | | | | WRNRD | MASK | ARB | CONTROL | CI DINITONIO | NEWDAT / | DATAA | DATAE |
| | | | | | | | | WRINKD | IVIASK | ARB | CONTROL | CLRINTPND | TXRQST | DATAA | DATAE |
| CANIF2CI | MSK, type F | R/W, offset | 0x084, rese | et 0x0000.0 | 000 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | WRNRD | MASK | ARB | CONTROL | CLRINTPND | NEWDAT / TXRQST | DATAA | DATAE |
| CANIF1MS | SK1, type F | R/W, offset | 0x028, rese | t 0x0000.F | FFF | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | M | SK | | | | | | | |
| CANIF2MS | SK1, type F | R/W, offset | 0x088, rese | et 0x0000.F | FFF | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | M | SK | | | | | | | |
| CANIF1MS | SK2, type F | R/W, offset | 0x02C, rese | et 0x0000.F | FFF | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| MXTD | MDIR | | | | | | | | MSK | | | | | | |
| CANIF2MS | SK2, type F | R/W, offset | 0x08C, rese | et 0x0000.F | FFF | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| MXTD | MDIR | | | | | | | | MSK | | | | | | |
| CANIF1AF | RB1, type R | t/W, offset (| 0x030, rese | et 0x0000.00 | 000 | | | | | | | | | | |
| | | | | | | | | D D | | | | | | | |
| CANIESAE | PR1 type P | ON offect (| 0x090, rese | st 0×0000 0 | 000 | | | | | | | | | | |
| CANII ZAI | KB1, type K | JVV, Oliset (| 0,030, 1636 | | 000 | | | | | | | | | | |
| | | | | | | | l l | D | | | | | | | |
| CANIF1AF | RB2. type R | 2/W. offset (| 0x034, rese | et 0x0000.0 | 000 | | | | | | | | | | |
| | , ,,,, | , | | | | | | | | | | | | | |
| MSGVAL | XTD | DIR | | | | | | | ID | | | | | | |
| CANIF2AF | RB2, type R | Z/W, offset (| 0x094, rese | et 0x0000.0 | 000 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| MSGVAL | XTD | DIR | | | | | | | ID | | | | | | |
| CANIF1M | CTL, type F | R/W, offset | 0x038, rese | et 0x0000.0 | 000 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| NEWDAT | MSGLST | INTPND | UMASK | TXIE | RXIE | RMTEN | TXRQST | EOB | | | | | DL | _C | |
| CANIF2M | CTL, type F | R/W, offset | 0x098, rese | et 0x0000.0 | 000 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | MSGLST | | UMASK | TXIE | RXIE | RMTEN | TXRQST | EOB | | | | | DL | _C | |
| CANIF1DA | A1, type R/\ | N, offset 0x | c03C, reset | 0x0000.00 | 00 | | | | | | | | | | |
| | | | | | | | D. | ΤΑ. | | | | | | | |
| CANUTAR | A0 4 D0 | N -554-2 | .0.40 | 0-0000 000 | <u> </u> | | DA | ATA | | | | | | | |
| CANIF1DA | -ι∠, type R/\ | v, offset 0x | (040, reset | UXUUUU.000 | JU | | | | | | | | | | |
| | | | | | | | D.A | TA | | | | | | | |
| | R1 type PA | N offeet Or | (044, reset | 0×0000 000 | nn | | DP. | w.A | | | | | | | |
| CANILAIN | | , טווספו עא | , 10361 | UNUUUU.UUL | | | | | | | | | | | |
| CANIF1DE | , 31 | | | | | | | | | | | | | | |

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|----------|---|--------------|---|-------------|--------------|---------|------|----------|----------|-----|-----|---------|--------|---------|----------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 17 | 0 |
| | B2, type R/\ | | | 1 | | | | | | | | | | | |
| | | • | | | | | | | | | | | | | |
| | | | | ı | | | D | ATA | | | | | | | |
| CANIF2D/ | A1, type R/\ | N, offset 0: | x09C, rese | t 0x0000.00 | 000 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | D. | ATA | | | | | | | |
| CANIF2D/ | A2, type R/\ | N, offset 0: | x0A0, rese | t 0x0000.00 | 000 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | D. | ATA | | | | | | | |
| CANIF2DE | B1, type R/\ | N, offset 0: | x0A4, rese | t 0x0000.00 | 000 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | D. | ATA | | | | | | | |
| CANIF2DE | B2, type R/\ | W, offset 0 | x0A8, rese | t 0x0000.00 |)00 | | | | | | | | | | |
| | | | | | | | D | ATA | | | | | | | |
| CANTYPO | Q1, type RO | offset fiv | 100 reset (| 0×0000 000 | 10 | | D. | niA | | | | | | | |
| -ANTARG | a, type RO | , Jiidel UX | .50, 16561 | | | | | | | | | | | | |
| | | | | | | | TXF | RQST | | | | | | | |
| CANTXRO | Q2, type RO | , offset 0x | 104, reset (| 0x0000.000 | 10 | | .,,, | | | | | | | | |
| | | • | | | | | | | | | | | | | |
| | | | | ı | | | TXI | RQST | | | | | | | |
| CANNWD | A1, type R0 | D, offset 0x | (120, reset | 0x0000.00 | 00 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | ' | NE\ | VDAT | | | | ' | | | |
| CANNWD | A2, type R0 | O, offset 0x | (124, reset | 0x0000.00 | 00 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | NE\ | VDAT | | | | | | | |
| CANMSG | 1INT, type F | RO, offset (| 0x140, rese | et 0x0000.0 | 000 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | INT | PND | | | | | | | |
| CANMSG | 2INT, type F | RO, offset (| 0x144, rese | et 0x0000.0 | 000 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | 0.100 | | •••• | | INT | PND | | | | | | | |
| CANMSG | 1VAL, type | KO, offset | ux160, res | et 0x0000. | UU00 | | | | | | | | | | |
| | | | | | | | MO | G)/A! | | | | | | | |
| CANMEC | 2\/Al time | RO offers | 0v164 === | of Ovnoor | 0000 | | IVIS | GVAL | | | | | | | |
| CANINOG | 2VAL, type | ico, onset | UA 104, FES | - UXUUUU. | 0000 | | | | | | | | | | |
| | | | | | | | MS | GVAL | | | | | | | |
| Hniver | eal Serie | Rue (II | SB) Car | ntroller | | | IVIO | | | | | | | | |
| | sal Seria 4005.0000 | | JB) COR | itroner | | | | | | | | | | | |
| | DR, type R/V | | x000. reset | 0x00 | | | | | | | | | | | |
| | , ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, | , | , | | | | | | | | | FUNCADD | R | | |
| USBPOW | ER, type R/ | W, offset 0 |)x001, rese | t 0x20 (OT | G A / Host I | Mode) | | | | | | | | | |
| | | | , | • | | , | | | | | | RESET | RESUME | SUSPEND | PWRDNPHY |
| USBPOW | ER, type R/ | W, offset 0 |)x001, rese | t 0x20 (OT | G B / Device | e Mode) | | | | | | | 1 | 1 | 1 |
| | | | , | • | | • | | ISOUP | SOFTCONN | | | RESET | RESUME | SUSPEND | PWRDNPHY |
| USBTXIS. | , type RO, o | ffset 0x00 | 2, reset 0x(| 0000 | | | | | | | | | | 1 | 1 |
| EP15 | EP14 | EP13 | EP12 | EP11 | EP10 | EP9 | EP8 | EP7 | EP6 | EP5 | EP4 | EP3 | EP2 | EP1 | EP0 |
| | , type RO, c | | | | 1 | | | <u> </u> | - | - | | 1 | | | |
| EP15 | EP14 | EP13 | EP12 | EP11 | EP10 | EP9 | EP8 | EP7 | EP6 | EP5 | EP4 | EP3 | EP2 | EP1 | |
| | | | ·- | <u> </u> | | | | | | | | | | | |

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|-----------|--------------|--------------|--------------|------------|------------|--------------|-----|---------|---------|---------|------|-----|--------|--------|---------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| USBTXIE, | type R/W, | offset 0x00 | 06, reset 0x | FFFF | | | | | | | | | | | |
| EP15 | EP14 | EP13 | EP12 | EP11 | EP10 | EP9 | EP8 | EP7 | EP6 | EP5 | EP4 | EP3 | EP2 | EP1 | EP0 |
| USBRXIE | , type R/W, | offset 0x0 | 08, reset 0x | FFFE | | | | | | | | | | | |
| EP15 | EP14 | EP13 | EP12 | EP11 | EP10 | EP9 | EP8 | EP7 | EP6 | EP5 | EP4 | EP3 | EP2 | EP1 | |
| USBIS, ty | pe RO, offs | et 0x00A, | reset 0x00 | OTG A / H | ost Mode) | | | | | | | | | | |
| | | | | | | | | VBUSERR | SESREQ | DISCON | CONN | SOF | BABBLE | RESUME | |
| USBIS, ty | pe RO, offs | et 0x00A, | reset 0x00 | (OTG B / D | evice Mode |) | | | | | | | | | |
| | | | | | | | | | | | | SOF | RESET | RESUME | SUSPEND |
| USBIE, ty | pe R/W, offs | set 0x00B, | reset 0x06 | (OTG A / F | lost Mode) | | | | | | | | | | |
| | | | | | | | | VBUSERR | SESREQ | DISCON | CONN | SOF | BABBLE | RESUME | |
| USBIE, ty | pe R/W, offs | set 0x00B, | reset 0x06 | (OTG B / E | Device Mod | e) | | | | | | | | | |
| | | | | | | | | | | | | SOF | RESET | RESUME | SUSPEND |
| USBFRAN | ME, type RC |), offset 0x | 00C, reset | 0x0000 | | | | | | | | | | | |
| | | | | | | | | | | FRAME | | | | | |
| USBEPID | X, type R/W | , offset 0x | 00E, reset (| 0x00 | | | | | | | | | | | |
| | | | | | | | | | | | | | EP | NDX | |
| USBTEST | , type R/W, | offset 0x0 | 0F, reset 0x | 00 (OTG A | / Host Mod | ie) | | | | | | | | | |
| | | | | | | | | FORCEH | FIFOACC | FORCEFS | | | | | |
| USBTEST | , type R/W, | offset 0x0 | 0F, reset 0x | 00 (OTG B | / Device M | ode) | | | | | | | | | |
| | | | | | | | | | FIFOACC | FORCEFS | | | | | |
| USBFIFO | 0, type R/W | , offset 0x(| 020, reset 0 | x0000.0000 |) | | | | | | | | | | |
| | | | | | | | EP | DATA | | | | | | | |
| | | | | | | | EP | DATA | | | | | | | |
| USBFIFO | 1, type R/W | , offset 0x(| 024, reset 0 | x0000.0000 |) | | | | | | | | | | |
| | | | | | | | EP | DATA | | | | | | | |
| | | | | | | | EP | DATA | | | | | | | |
| USBFIFO | 2, type R/W | , offset 0x0 | 028, reset 0 | x0000.0000 |) | | | | | | | | | | |
| | | | | | | | EP | DATA | | | | | | | |
| | | | | | | | EP | DATA | | | | | | | |
| USBFIFO | 3, type R/W | , offset 0x0 | 02C, reset 0 | 0x0000.000 | 0 | | | | | | | | | | |
| | | | | | | | EP | DATA | | | | | | | |
| | | | | | | | EP | DATA | | | | | | | |
| USBFIFO | 4, type R/W | offset 0x0 | 030, reset 0 | x0000.0000 |) | | | | | | | | | | |
| | | | | | | | EP | DATA | | | | | | | |
| | | | | | | | EP | DATA | | | | | | | |
| USBFIFO | 5, type R/W | offset 0x0 | 034, reset 0 | x0000.0000 |) | | | | | | | | | | |
| | | | | | | | EP | DATA | | | | | | | |
| | | | | | | | EP | DATA | | | | | | | |
| USBFIFO | 6, type R/W | , offset 0x0 | 038, reset 0 | x0000.0000 |) | | | | | | | | | | |
| | | | | | | | EP | DATA | | | | | | | |
| | | | | | | | EP | DATA | | | | | | | |
| USBFIFO | 7, type R/W | , offset 0x0 | 03C, reset 0 | 0x0000.000 | 0 | | | | | | | | | | |
| | | | | | | | | DATA | | | | | | | |
| | | | | | | | EP | DATA | | | | | | | |
| USBFIFO | 8, type R/W | , offset 0x0 | 040, reset 0 | ×0000.0000 |) | | | | | | | | | | |
| | | | | | | | | DATA | | | | | | | |
| | | | | | | | EP | DATA | | | | | | | |
| USBFIFO | 9, type R/W | , offset 0x0 | 044, reset 0 | ×0000.0000 |) | | | | | | | | | | |
| | | | | | | | | DATA | | | | | | | |
| | | | | | | | EP | DATA | | | | | | | |

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|-----------|---------------|--------------|---------------|--------------|------------|----|-----|--------------|-------|-------|------|-------|------|---------|---------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| USBFIFO1 | 10, type R/V | v, offset u | x048, reset | 0X0000.000 | JU | | EDI | 2474 | | | | | | | |
| | | | | | | | | DATA DATA | | | | | | | |
| IISBEIE04 | 11 type P/V | N offect O | (04C, reset | 0~0000 000 | nn | | LFL | ZAIA | | | | | | | |
| 03511101 | ii, type tov | v, onset o | (040, 1656) | 0.0000.00 | | | EDI | DATA | | | | | | | |
| | | | | | | | | DATA | | | | | | | |
| USBFIFO1 | 12. type R/V | V. offset 0: | x050, reset | 0×0000.000 | 00 | | | | | | | | | | |
| 0050 | 12, 19 po 101 | 1, 011301 02 | | 0,0000.00 | | | FPI | DATA | | | | | | | |
| | | | | | | | | DATA | | | | | | | |
| USBFIF01 | 13, type R/V | V, offset 0 | x054, reset | 0x0000.000 | 00 | | | | | | | | | | |
| | | | | | | | EPI | DATA | | | | | | | |
| | | | | | | | EPI | DATA | | | | | | | |
| USBFIF01 | 14, type R/V | V, offset 0 | x058, reset | 0x0000.000 | 00 | | | | | | | | | | |
| | | | | | | | EPI | DATA | | | | | | | |
| | | | | | | | EPI | DATA | | | | | | | |
| USBFIF01 | 15, type R/V | V, offset 0 | x05C, reset | 0x0000.00 | 00 | | | | | | | | | | |
| | | | | | | | EPI | DATA | | | | | | | |
| | | | | _ | | | EPI | DATA | _ | _ | | | | | _ |
| USBDEVO | CTL, type R | /W, offset | 0x060, rese | t 0x80 | | | | | | | | | | | |
| | | | | | | | | DEV | FSDEV | LSDEV | VE | SUS | HOST | HOSTREQ | SESSION |
| USBTXFIF | FOSZ, type | R/W, offse | t 0x062, res | set 0x00 | | | | | | | | | | | |
| | | | | | | | | | | | DPB | | S | SIZE | |
| USBRXFIR | FOSZ, type | R/W, offse | et 0x063, res | set 0x00 | | | | | | | | | | | |
| | | | | | | | | | | | DPB | | S | SIZE | |
| USBTXFIF | FOADD, typ | e R/W, offs | set 0x064, r | eset 0x000 | 0 | | | | | | | | | | |
| | | | | | | | | | | | ADDR | | | | |
| USBRXFIF | FOADD, typ | e R/W, off | set 0x066, r | reset 0x000 | 00 | | | | | | | | | | |
| | | | | | | | | | | | ADDR | | | | |
| USBCONT | TIM, type R | /W, offset (| 0x07A, rese | et 0x5C | | | | 1 | | | | 1 | | | |
| HODYDL E | N 4 DA | N - 55 4 O- | .07D | 0-00 | | | | | WIG | CON | | | V | /TID | |
| USBVPLE | :N, type R/V | v, onset ux | k07B, reset | UX3C | | | | | | | \/D | LEN | | | |
| HEBESEO | OF tune B/M | V offeet Ov | 07D, reset | 0×77 | | | | | | | VP | LEN | | | |
| 03Bi 3E0 | or, type R/V | v, onset ox | torb, reset | UXII | | | | | | | FSE | OFG | | | |
| IISRI SEO |)F type R/M | V offeet fly | 07E, reset | 0v72 | | | | | | | 100 | .01 0 | | | |
| UUDLULU | or, type rav | , 011301 02 | .072,10001 | UA12 | | | | | | | LSE | OFG | | | |
| USBTXFU | INCADDRO. | type R/W. | offset 0x08 | 80. reset 0x | χOΟ | | | | | | | | | | |
| | | , , | | | | | | | | | | ADDR | | | |
| USBTXFU | INCADDR1, | type R/W, | offset 0x08 | 88, reset 0x | α00 | | | | | | | | | | |
| | | | | | | | | | | | | ADDR | | | |
| USBTXFU | INCADDR2, | type R/W, | offset 0x09 | 90, reset 0x | κ00 | | | | | | | | | | |
| | | ' | | | | | | | | | | ADDR | | | |
| USBTXFU | INCADDR3, | type R/W, | offset 0x09 | 98, reset 0> | (00 | | | | | | | | | | |
| | | | | | | | | | | | | ADDR | | | |
| USBTXFU | INCADDR4, | type R/W, | offset 0x0/ | A0, reset 0 | x00 | | | | | | | | | | |
| | | | | | | | | | | | | ADDR | | | |
| USBTXFU | INCADDR5, | type R/W, | offset 0x0/ | A8, reset 0 | x00 | | | | | | | | | | |
| | | | | | | | | | | | | ADDR | | | |
| USBTXFU | INCADDR6, | type R/W, | offset 0x0l | B0, reset 0 | x00 | | | | | | | | | | |
| | | | | | | | | | | | | ADDR | | | |
| USBTXFU | INCADDR7, | type R/W, | offset 0x0l | B8, reset 0 | x00 | | | | | | | | | | |
| | | | | | | | | | | | | ADDR | | | |
| | | | | | | | | | | | | | | | |

| 0.4 | | | | | | 0.5 | 0.4 | 1 00 | | 0.4 | | 10 | - 10 | 4- | - 10 |
|----------|--------------|---|-----------------|---------------|---|---------|---------|-----------|---------|---------|---------|--------|------|----|------|
| 31 15 | 30 14 | 29 13 | 28 12 | 27 11 | 26 10 | 25 9 | 24 8 | 7 | 22 6 | 21 5 | 20 4 | 19 | 18 | 17 | 16 |
| | | | offset 0x0 | | | | _ | | | | | | | | |
| | | , ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, | | ., | | | | | | | | ADDR | | | |
| USBTXFU | INCADDR9 | , type R/W, | offset 0x0 | C8, reset 0x | k00 | | | | | | | | | | |
| | | | | | | | | | | | | ADDR | | | |
| USBTXFU | INCADDR1 | 0, type R/V | V, offset 0x(| 0D0, reset (| 0x00 | | | | | | | | | | |
| | | | | | | | | | | | | ADDR | | | |
| USBTXFU | INCADDR1 | 1, type R/W | V, offset 0x0 | DD8, reset 0 | 0x00 | | | | | | | | | | |
| | | | | | | | | | | | | ADDR | | | |
| USBIXFU | INCADDR1 | 2, type R/V | V, offset 0x(| UEU, reset (| JXUU | | | | | | | ADDR | | | |
| USBTYFU | INCADDR1 | 3 type R/M | V, offset 0x(| NF8 reset (|)×00 | | | | | | | ADDIX | | | |
| 00217410 | , NOADDIKI | o, type 141 | 1, 011001 021 | 020, 1000t t | ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, | | | | | | | ADDR | | | |
| USBTXFU | INCADDR1 | 4, type R/V | V, offset 0xt | 0F0, reset 0 |)x00 | | | | | | | | | | |
| | | | | | | | | | | | | ADDR | | | |
| USBTXFU | INCADDR1 | 5, type R/V | V, offset 0x(| 0F8, reset 0 |)x00 | | | | | | | | | | |
| | | | | | | | | | | | | ADDR | | | |
| USBTXHU | JBADDR0, 1 | type R/W, o | offset 0x082 | 2, reset 0x0 | 0 | | | | | | | | | | |
| | IB 4 E = = : | . = | ,, | | | | | MULTTRAN | | | | ADDR | | | |
| USBTXHU | JBADDR1, 1 | type R/W, o | offset 0x08/ | A, reset 0x0 | 00 | | | MULTIDAN | | | | ADDD | | | |
| HERTYUH | IBADDD2 1 | tupo P/W | offset 0x092 | 2 roeat OvO | n | | | MULTTRAN | | | | ADDR | | | |
| USBIANU | JBADDR2, I | type R/vv, C | DIISEL UXUSZ | z, reset uxu | | | | MULTTRAN | | | | ADDR | | | |
| USBTXHU | JBADDR3, 1 | type R/W, o | offset 0x09/ | A, reset 0x0 | 00 | | | | | | | 7.55.1 | | | |
| | | | | | | | | MULTTRAN | | | | ADDR | | | |
| USBTXHU | JBADDR4, 1 | type R/W, o | offset 0x0A | 2, reset 0x0 | 00 | | | | | | | | | | |
| | | | | | | | | MULTTRAN | | | | ADDR | | | |
| USBTXHU | JBADDR5, 1 | type R/W, o | offset 0x0A | A, reset 0x | 00 | | | | | | | | | | |
| | | | | | | | | MULTTRAN | | | | ADDR | | | |
| USBTXHU | JBADDR6, 1 | type R/W, o | offset 0x0B | 2, reset 0x0 | 00 | | | AUU TTDAN | | | | ADDD | | | |
| HERTYUH | IBADDD7 1 | tupo P/M a | offset 0x0B | A rosot Ovi | 00 | | | MULTTRAN | | | | ADDR | | | |
| OODIANO | JDADDIKI, I | type law, c | onset oxob | A, 16361 0X | - | | | MULTTRAN | | | | ADDR | | | |
| USBTXHU | JBADDR8, 1 | type R/W, o | offset 0x0C | 2, reset 0x0 | 00 | | | | | | | | | | |
| | | | | | | | | MULTTRAN | | | | ADDR | | | |
| USBTXHU | JBADDR9, 1 | type R/W, o | offset 0x0C | A, reset 0x | 00 | | | | | | | | | | |
| | | | | | | | | MULTTRAN | | | | ADDR | | | |
| USBTXHU | JBADDR10, | , type R/W, | offset 0x0l | D2, reset 0x | c 00 | | | | | | | | | | |
| | | , | | | | | | MULTTRAN | | | | ADDR | | | |
| USBTXHU | JBADDR11, | type R/W, | offset 0x0[| JA, reset 0 | XUU | | | MULTIDAN | | | | ADDB | | | |
| USRTYHII | IBADD¤12 | type P/M | offset 0x0l | F2. reset fly | r00 | | | MULTTRAN | | | | ADDR | | | |
| 30517110 | . JAJUN 12, | , ., ,, ,, ,,,,,,,,,,,,,,,,,,,,,,,,,,,, | J.1361 UAUI | , | | | | MULTTRAN | | | | ADDR | | | |
| USBTXHU | JBADDR13, | , type R/W, | offset 0x0l | EA, reset 0 | ×00 | | | | | | | | | | |
| | | | | | | | | MULTTRAN | | | | ADDR | | | |
| USBTXHU | JBADDR14, | , type R/W, | offset 0x0l | F2, reset 0x | 00 | | | | | | | | | | |
| | | | | | | | | MULTTRAN | | | | ADDR | | | |
| USBTXHU | JBADDR15, | , type R/W, | offset 0x0l | FA, reset 0x | c 00 | | | | | | | | | | |
| | | : | | | | | | MULTTRAN | | | | ADDR | | | |
| USBTXHU | JBPORT0, t | type R/W, o | offset 0x083 | 3, reset 0x0 | 0 | | | | | | | DODT | | | |
| HERTYIII | IDDODT4 | hino Bitt | office to occor |) ro+ ^- ^ | 10 | | | | | | | PORT | | | |
| OPLIXHO | лВРОК I 1, t | ype R/W, c | offset 0x08E | o, reset ux0 | IU | | | | | | | PORT | | | |
| | | | | | | | | | | | | FURI | | | |

| | | | | 1 | | | | 1 | 1 | 1 | T | | 1 | | |
|----------|----------|--------------|--------------|---------------------------|-------------|---------|---------|---------|---------|---------|---------|---------|----|----|----|
| 31 15 | 30 14 | 29 13 | 28 12 | 27 11 | 26 10 | 25 9 | 24 8 | 23 7 | 22 6 | 21 5 | 20 4 | 19 3 | 18 | 17 | 16 |
| | UBPORT2, | | | | | 9 | 0 | | 0 | 3 | 4 |] 3 | | ' | U |
| OSBIAII | OBFORTZ, | type Rave, t | JIISEL UXUSC | o, reset uxu | | | | | | | | PORT | | | |
| USBTXH | UBPORT3, | type R/W. o | offset 0x09E | 3. reset 0x0 | 00 | | | | | | | | | | |
| | , | , | | , | | | | | | | | PORT | | | |
| USBTXH | UBPORT4, | type R/W, o | offset 0x0A | 3, reset 0x0 | 00 | | | | | | | | | | |
| | | | | | | | | | | | | PORT | | | |
| USBTXH | UBPORT5, | type R/W, o | offset 0x0Al | B, reset 0x | 00 | | | | | | | | | | |
| | | | | | | | | | | | | PORT | | | |
| USBTXH | UBPORT6, | type R/W, o | offset 0x0B | 3, reset 0x0 | 00 | | | | | | | | | | |
| | | | | | | | | | | | | PORT | | | |
| USBTXH | UBPORT7, | type R/W, o | offset 0x0Bl | B, reset 0x | 00 | | | | | | | DODT | | | |
| HEBTYL | UBPORT8, | tuno P/M | offeat OvOC | 2 rosot Oví | 10 | | | | | | | PORT | | | |
| OSBIAII | OBFORTO, | type Rave, t | Jiiset uxuc. | o, reset oxt | ,,, | | | | | | | PORT | | | |
| USBTXH | UBPORT9, | type R/W, o | offset 0x0Cl | B, reset 0x | 00 | | | | | | | . 5 | | | |
| | | - , | | | | | | | | | | PORT | | | |
| USBTXH | UBPORT10 | , type R/W, | offset 0x0E | 03, reset 0 | (00 | | | | | | | | | | |
| | | | | | | | | | | | | PORT | | | |
| USBTXH | UBPORT11 | , type R/W, | offset 0x0E | OB, reset 0 | k00 | | | | | | | | | | |
| | | | | | | | | | | | | PORT | | | |
| USBTXH | UBPORT12 | , type R/W, | offset 0x0E | E3, reset 0x | (00 | | | | I | | | | | | |
| HEBTYH | UDDODT42 | turna DAM | offe of OvO | | -00 | | | | | | | PORT | | | |
| ОЭВІХП | UBPORT13 | , type K/vv, | onset uxue | EB, reset u | KUU | | | | | | | PORT | | | |
| USBTXH | UBPORT14 | . type R/W. | offset 0x0F | 3. reset 0x | :00 | | | | | | | 1 01(1 | | | |
| | | , 31 - , | | ., | | | | | | | | PORT | | | |
| USBTXH | UBPORT15 | , type R/W, | offset 0x0F | B, reset 0 | c 00 | | | 1 | | | | | | | |
| | | | | | | | | | | | | PORT | | | |
| USBRXF | UNCADDR | 1, type R/W | , offset 0x0 | 8C, reset 0 | x00 | | | | | | | | | | |
| | | | | | | | | | | | | ADDR | | | |
| USBRXF | UNCADDR | 2, type R/W | , offset 0x0 | 94, reset 0: | k00 | | | | | | | 4000 | | | |
| IISBBYE | UNCADDR | 3 type P/W | offeet Ove | 9C reset 0 | ×00 | | | | | | | ADDR | | | |
| OODICA | ONOADDIK | s, type itiv | , onset oxo | 30, 16361 0 | A00 | | | | | | | ADDR | | | |
| USBRXF | UNCADDR | 4, type R/W | , offset 0x0 | A4, reset 0 | x00 | | | | | | | | | | |
| | | | | | | | | | | | | ADDR | | | |
| USBRXF | UNCADDR | 5, type R/W | , offset 0x0 | AC, reset 0 | x00 | | | | | | | | | | |
| | | | | | | | | | | | | ADDR | | | |
| USBRXF | UNCADDR | 6, type R/W | , offset 0x0 | B4, reset 0 | x00 | | | | | | | | | | |
| | | | | | | | | | | | | ADDR | | | |
| USBRXF | UNCADDR | 7, type R/W | , offset 0x0 | BC, reset 0 | x00 | | | | | | | VDDD | | | |
| IISBRYE | UNCADDR | R tyne P/M | offset flyfi | C4 reset n | x 00 | | | | | | | ADDR | | | |
| JUDICAL | CHOADDRO | o, type raw | , Jiiset UXU | o- 1 , 16361 U | A-0-0 | | | | | | | ADDR | | | |
| USBRXF | UNCADDR | 9, type R/W | , offset 0x0 | CC, reset 0 | x00 | | | | | | | | | | |
| | | | | | | | | | | | | ADDR | | | |
| USBRXF | UNCADDR | 10, type R/\ | N, offset 0x | 0D4, reset | 0x00 | | | | | | | | | | |
| | | | | | | | | | | | | ADDR | | | |
| USBRXF | UNCADDR | 11, type R/V | V, offset 0x | 0DC, reset | 0x00 | | | | | | | | | | |
| | | | | | | | | | | | | ADDR | | | |
| USBRXF | UNCADDR | 12, type R/\ | N, offset 0x | 0E4, reset | 0x00 | | | | I | | | | | | |
| | | | | | | | | | | | | ADDR | | | |

| 04 | 00 | 00 | 00 | 07 | 00 | 05 | 04 | 1 00 | | 04 | 00 | 10 | 40 | 47 | 40 |
|-----------|------------|---|---------------|--------------|----------|---------|---------|----------|---------|---------|----|--------|----|----|---------|
| 31 15 | 30 14 | 29 13 | 28 12 | 27 11 | 26 10 | 25 9 | 24 8 | 23 | 22 6 | 21 5 | 20 | 19 | 18 | 17 | 16 0 |
| | | | V, offset 0x0 | | | 3 | 0 | | | J | 7 | | | ' | |
| OODIKAI O | NOADDICI | o, type id t | i, onset oxt | DEO, 16361 | 0,00 | | | | | | | ADDR | | | |
| USBRXFU | NCADDR1 | 4. type R/V | V, offset 0x0 | 0F4. reset (| 0x00 | | | | | | | 7.55.1 | | | |
| | | ., ., | -, | ., | | | | | | | | ADDR | | | |
| USBRXFU | NCADDR1 | 5, type R/V | V, offset 0x0 | OFC, reset | 0x00 | | | | | | | | | | |
| | | | | | | | | | | | | ADDR | | | |
| USBRXHU | JBADDR1, 1 | type R/W, | offset 0x08E | E, reset 0x | 00 | | | | | | | | | | |
| | | | | | | | | MULTTRAN | | | | ADDR | | | |
| USBRXHU | JBADDR2, | type R/W, | offset 0x096 | 6, reset 0x0 | 00 | | | | | | | | | | |
| | | | | | | | | MULTTRAN | | | | ADDR | | | |
| USBRXHU | JBADDR3, | type R/W, | offset 0x09E | E, reset 0x | 00 | | | | | | | | | | |
| | | | | | | | | MULTTRAN | | | | ADDR | | | |
| USBRXHU | JBADDR4, | type R/W, | offset 0x0A | 6, reset 0x | 00 | | | | | | | | | | |
| | | | | | | | | MULTTRAN | | | | ADDR | | | |
| USBRXHU | IBADDR5, | type R/W, | offset 0x0Al | ∟, reset 0x | UÜ | | | | | | | ADDD | | | |
| HEDDAM | IDADDDC : | huno DAN | offoot Ov.O. | 6 von-4 0 | 00 | | | MULTTRAN | | | | ADDR | | | |
| USBKAHU | IDAUUK6, | type K/W, | offset 0x0B | o, reset ux | UU | | | MULTTRAN | | | | ADDR | | | |
| USBRXHII | IBADDR7 | type R/W | offset 0x0Bl | E. reset 0x | 00 | | | WOLITION | | | | ADDIN | | | |
| | | ., p , , | | , | | | | MULTTRAN | | | | ADDR | | | |
| USBRXHU | JBADDR8, 1 | type R/W, | offset 0x0C | 6, reset 0x | 00 | | | | | | | | | | |
| | | | | | | | | MULTTRAN | | | | ADDR | | | |
| USBRXHU | JBADDR9, | type R/W, | offset 0x0Cl | E, reset 0x | 00 | | | | | | | | | | |
| | | | | | | | | MULTTRAN | | | | ADDR | | | |
| USBRXHU | BADDR10 | , type R/W, | , offset 0x00 | D6, reset 0 | x00 | | | | | | | | | | |
| | | | | | | | | MULTTRAN | | | | ADDR | | | |
| USBRXHU | JBADDR11, | type R/W, | offset 0x0E | DE, reset 0 | x00 | | | | | | | | | | |
| | | | | | | | | MULTTRAN | | | | ADDR | | | |
| USBRXHU | JBADDR12 | , type R/W, | , offset 0x0E | E6, reset 0: | x00 | | | T | | | | | | | |
| HODDYHII | ID A DDD40 | 5 D04 | - ff 4 O - OF | | | | | MULTTRAN | | | | ADDR | | | |
| USBKXHU | JBADDR13 | , type R/w, | , offset 0x0E | EE, reset u | XUU | | | MULTTRAN | | | | ADDR | | | |
| USBRYHU | IBADDR14 | tyne R/W | , offset 0x0F | F6 reset 0 | ×00 | | | WOLITRAN | | | | ADDR | | | |
| CODIONIO | DADDI(14 | , typo tart, | , onoce exer | 0, 10001 02 | | | | MULTTRAN | | | | ADDR | | | |
| USBRXHU | JBADDR15 | , type R/W, | , offset 0x0F | FE, reset 0 | x00 | | | | | | | | | | |
| | | | | | | | | MULTTRAN | | | | ADDR | | | |
| USBRXHU | JBPORT1, t | type R/W, o | offset 0x08F | , reset 0x0 | 0 | | | | | | | | | | |
| | | | | | | | | | _ | | | PORT | | | |
| USBRXHU | JBPORT2, t | ype R/W, o | offset 0x097 | , reset 0x0 | 10 | | | | | | | | | | |
| | | | | | | | | | | | | PORT | | | |
| USBRXHU | JBPORT3, t | type R/W, o | offset 0x09F | , reset 0x0 | 0 | | | | | | | | | | |
| | | | | | | | | | | | | PORT | | | |
| USBRXHU | IBPORT4, t | type R/W, o | offset 0x0A7 | 7, reset 0x(| 00 | | | | | | | DODT | | | |
| HEDDAIN | IRDORTE 4 | tuno B/M | offect O-OAT | E roact Out | 10 | | | | | | | PORT | | | |
| UDRAHU | 10FUK13, I | ype r.vv, (| offset 0x0Al | , reset uxt | ,,, | | | | | | | PORT | | | |
| USBRXHII | IBPORT6 1 | vpe R/W | offset 0x0B7 | 7. reset Ovi | 00 | | | | | | | 1 01(1 | | | |
| | | ., ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, | | . , | | | | | | | | PORT | | | |
| USBRXHU | JBPORT7. t | type R/W, o | offset 0x0BI | F, reset 0x0 | 00 | | | | | | | | | | |
| | , | ' | | | | | | | | | | PORT | | | |
| USBRXHU | JBPORT8, t | ype R/W, o | offset 0x0C7 | 7, reset 0x(| 00 | | | | | | | | | | |
| | | | | | | | | | | | | PORT | | | |
| | | | | | | | | | | | | | | | |

| | | | | | | | | _ | | | | | | | |
|-----------|--------------|--------------|----------------|------------------|------------|---------|---------|----------|---------|---------|---------|---------|---------|-------|---------|
| 31 15 | 30 14 | 29 13 | 28 12 | 27 11 | 26 10 | 25 9 | 24 8 | 23 7 | 22 6 | 21 5 | 20 4 | 19 | 18 | 17 | 16 0 |
| | | | | L | | 9 | 0 | | 0 | 3 | - |] 3 | 2 | ' | U |
| USBRAHU | JBPORT9, t | ype R/vv, C | MISEL UXUC | r, reset uxu | ,,, | | | | | | | PORT | | | |
| IISBRYHI | JBPORT10, | type P/W | offeet OvOI | D7 reset () | ,00 | | | | | | | FORT | | | |
| OODIXXIIO | JBI OITI IO, | type it. vi, | Oliget OXOL | D1, 16361 07 | | | | | | | | PORT | | | |
| USBRXHU | JBPORT11, | type R/W | offset 0x0F | DE reset 0x | 00 | | | | | | | 1 01(1 | | | |
| CODITION | JDI OITI II, | type lett, | OHOUL OXUL | 51, 1000t 0x | | | | | | | | PORT | | | |
| USBRXHU | JBPORT12, | type R/W. | offset 0x0E | E7. reset 0x | :00 | | | | | | | | | | |
| | , | , | | , | | | | | | | | PORT | | | |
| USBRXHU | JBPORT13, | type R/W, | offset 0x0E | EF, reset 0x | :00 | | | | | | | | | | |
| | | | | | | | | | | | | PORT | | | |
| USBRXHU | JBPORT14, | type R/W, | offset 0x0F | F7, reset 0x | :00 | | | | | | | | | | |
| | | | | | | | | | | | | PORT | | | |
| USBRXHU | JBPORT15, | type R/W, | offset 0x0F | FF, reset 0x | 00 | | | | | | | | | | |
| | | | | | | | | | | | | PORT | | | |
| USBTXMA | XP1, type I | R/W, offset | 0x110, res | et 0x0000 | | | | | | | | | | | |
| | | | | | | | | | | MAXLOAD |) | | | | |
| USBTXMA | AXP2, type I | R/W, offset | 0x120, res | set 0x0000 | | | | | | | | | | | |
| HODEN | VD0 : | DAM 22 | 0-400 | -4.0 | | | | | | MAXLOAD |) | | | | |
| USBIXMA | AXP3, type I | R/W, offset | 0x130, res | set uxuuuu | | | | | | MAXLOAD | | | | | |
| LICRTYMA | AXP4, type I | P/M offect | 0v140 ros | ot 0×0000 | | | | | | WAXLUAL | | | | | |
| USBIAMA | AAF4, type i | WW, Olisei | 0.0.140, 163 | | | | | | | MAXLOAD |) | | | | |
| USBTXMA | AXP5, type I | R/W. offset | 0x150. res | et 0x0000 | | | | | | | • | | | | |
| | ,,,,,, | , | | | | | | | | MAXLOAD |) | | | | |
| USBTXMA | AXP6, type I | R/W, offset | 0x160, res | set 0x0000 | | | | | | | | | | | |
| | | | | | | | | | | MAXLOAD |) | | | | |
| USBTXMA | XP7, type I | R/W, offset | 0x170, res | set 0x0000 | | | | | | | | | | | |
| | | | | | | | | | | MAXLOAD | | | | | |
| USBTXMA | XP8, type I | R/W, offset | 0x180, res | set 0x0000 | | | | | | | | | | | |
| | | | | | | | | | | MAXLOAD |) | | | | |
| USBTXMA | AXP9, type I | R/W, offset | 0x190, res | set 0x0000 | | | | | | | | | | | |
| | | | | | | | | | | MAXLOAD |) | | | | |
| USBIXMA | AXP10, type | R/W, offse | et UX1AU, re | eset uxuuul | , | | | | | MAYLOAD | | | | | |
| LICRTYMA | AXP11, type | P/M offs | t 0v1B0 re | neat OxOOO | <u> </u> | | | | | MAXLOAD | | | | | |
| OODIXIIIA | txi ii, type | 1011, 01130 | , t 0x 1B0, 16 | | , | | | | | MAXLOAD |) | | | | |
| USBTXMA | AXP12, type | R/W. offse | et 0x1C0. re | eset 0x0000 |) | | | | | | · | | | | |
| | | | | | | | | | | MAXLOAD |) | | | | |
| USBTXMA | AXP13, type | R/W, offse | et 0x1D0, re | eset 0x0000 |) | | | | | | | | | | |
| | | | | | | | | | | MAXLOAD |) | | | | |
| USBTXMA | XP14, type | R/W, offse | et 0x1E0, re | eset 0x0000 |) | | | | | | | | | | |
| | | | | | | | | | | MAXLOAD |) | | | | |
| USBTXMA | XP15, type | R/W, offse | et 0x1F0, re | eset 0x0000 |) | | | | | | | | | | |
| | | | | | | | | | | MAXLOAD |) | | | | |
| USBCSRL | 0, type W1 | C, offset 0 | x102, reset | 0x00 (OTG | A / Host N | Mode) | | T | | | | I | | | |
| HODO: | 0.4 | 0 -4 | -400 | 000 (=== | D/D : | | | NAKTO | STATUS | REQPKT | ERROR | SETUP | STALLED | IXRDY | RXRDY |
| USBCSRL | _0, type W1 | c, oπset 0 | x102, reset | UXUU (OTG | R / Device | e Mode) | | CETENIDO | BYBDYC | CTALL | CETEND | DATACNO | CTALLED | TVDDV | DVDDV |
| IISBCSD1 | 10, type W1 | C offeet o | v103 rocat | 10000 (070 | Δ/Host N | Mode) | | SETENDO | RXRDYC | STALL | SETEND | DATAEND | STALLED | TXRDY | RXRDY |
| JUDUOKH | io, type wi | o, onset U | A 103, 1656I | . 3,00 (016 | A / HUST N | noue) | | | | | | | DTWE | DT | FLUSH |
| USBOSPH | 10, type W1 | C. offset n | x103. reset | 1 0×00 (OTG | B / Device | e Mode) | | | | | | | DIVVL | וט | 1 20017 |
| 20200KI | , 13 po 14 1 | -, 511361 0 | 100, 10001 | . 3,00 (010 | , _ ovice | oue, | | | | | | | | | FLUSH |
| | | | | | | | | | | | | | | | . 20011 |

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|----------|--------------------|--------------|--------------|-------------|--------------|-----------|----|-------|--------|----------|-------|-----------|----------|--------|--------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| USBCOUN | NT0, type R | O, offset 0 | x108, reset | 0x00 | | | | | | | | | | | |
| | | | | | | | | | | | | COUNT | | | |
| USBTYPE | 0, type R/V | V, offset 0x | 10A, reset | 0x00 | | | | CD | FFD | | | | | | |
| IISBNAKI | MT type R | /W offset | 0x10B, rese | of OxOO | | | | SPI | EED | | | | | | |
| OODMAILE | , t y po it | 344, 011001 | 0X10D, 1000 | | | | | | | | | | NAKLMT | | |
| USBTXCS | RL1, type I | R/W, offset | 0x112, res | et 0x00 (O | ΓG A / Host | t Mode) | | | | | | | | | |
| | | | | | | | | NAKTO | CLRDT | STALLED | SETUP | FLUSH | ERROR | FIFONE | TXRDY |
| USBTXCS | RL2, type I | R/W, offset | 0x122, res | et 0x00 (O | TG A / Host | t Mode) | | | | | | | | | |
| | | | | | | | | NAKTO | CLRDT | STALLED | SETUP | FLUSH | ERROR | FIFONE | TXRDY |
| USBTXCS | RL3, type I | R/W, offset | 0x132, res | et 0x00 (O | TG A / Hos | t Mode) | | NAKTO | CLRDT | CTALLED | CETUD | FLUSH | EDDOD | FIFONE | TVDDV |
| USBTXCS | RI 4. type I | R/W. offset | 0x142, res | et 0x00 (O | TG A / Host | t Mode) | | NAKTO | CLRDT | STALLED | SETUP | FLUSH | ERROR | FIFONE | TXRDY |
| | , .,,,, | , | , | (- | | , | | NAKTO | CLRDT | STALLED | SETUP | FLUSH | ERROR | FIFONE | TXRDY |
| USBTXCS | RL5, type I | R/W, offset | 0x152, res | et 0x00 (O | TG A / Host | t Mode) | | 1 | | | | I. | | | |
| | | | | | | | | NAKTO | CLRDT | STALLED | SETUP | FLUSH | ERROR | FIFONE | TXRDY |
| USBTXCS | RL6, type I | R/W, offset | 0x162, res | et 0x00 (O | TG A / Host | t Mode) | | | | | | _ | | | |
| HODTYGO | DI 7 6 | DAN - 65 4 | 0170 | -4.000.(03 | TO A / !! | 4 B41 - \ | | NAKTO | CLRDT | STALLED | SETUP | FLUSH | ERROR | FIFONE | TXRDY |
| OSBIXCS | KL7, type i | K/VV, OTTSET | 0x172, res | et uxuu (O | IG A / Hos | t Wode) | | NAKTO | CLRDT | STALLED | SETUP | FLUSH | ERROR | FIFONE | TXRDY |
| USBTXCS | RL8, type I | R/W, offset | 0x182, res | et 0x00 (O | TG A / Host | t Mode) | | | OLITO! | 01712223 | 02.0. | . 200 | 2 | | 174.05 |
| | | | | | | <u> </u> | | NAKTO | CLRDT | STALLED | SETUP | FLUSH | ERROR | FIFONE | TXRDY |
| USBTXCS | RL9, type I | R/W, offset | 0x192, res | et 0x00 (O | TG A / Hos | t Mode) | | | | | | | | | |
| | | | | | | | | NAKTO | CLRDT | STALLED | SETUP | FLUSH | ERROR | FIFONE | TXRDY |
| USBTXCS | RL10, type | R/W, offse | et 0x1A2, re | set 0x00 (0 | OTG A / Ho | st Mode) | | T | | | | I | | | |
| HERTYCE | PI 11 tuno | D/M offee | 4 0v4P2 == | aat 0×00 (| OTC A / Ho | ot Mode) | | NAKTO | CLRDT | STALLED | SETUP | FLUSH | ERROR | FIFONE | TXRDY |
| USBIACS | KLII, type | K/VV, OIISE | et 0x1B2, re | Set uxuu (C | JIG A7 HO | st wode) | | NAKTO | CLRDT | STALLED | SETUP | FLUSH | ERROR | FIFONE | TXRDY |
| USBTXCS | RL12, type | R/W, offse | et 0x1C2, re | set 0x00 (0 | OTG A / Ho | st Mode) | | | | | | | | | |
| | | | | | | | | NAKTO | CLRDT | STALLED | SETUP | FLUSH | ERROR | FIFONE | TXRDY |
| USBTXCS | RL13, type | R/W, offse | et 0x1D2, re | set 0x00 (0 | OTG A / Ho | st Mode) | | | | | | | | | |
| | | | | | | | | NAKTO | CLRDT | STALLED | SETUP | FLUSH | ERROR | FIFONE | TXRDY |
| USBTXCS | RL14, type | R/W, offse | et 0x1E2, re | set 0x00 (0 | OTG A / Ho | st Mode) | | NAKTO | CLRDT | CTALLED | CETUD | FLUSH | EDDOD | FIFONE | TVDDV |
| USBTXCS | RL15, type | R/W. offse | et 0x1F2, re | set 0x00 (C | OTG A / Ho | st Mode) | | NAKTO | CLRDT | STALLED | SETUP | FLUSH | ERROR | FIFONE | TXRDY |
| | , 9, | , | | | | | | NAKTO | CLRDT | STALLED | SETUP | FLUSH | ERROR | FIFONE | TXRDY |
| USBTXCS | RL1, type I | R/W, offset | 0x112, res | et 0x00 (O | ΓG B / Devi | ce Mode) | | | | | | | | | |
| | | | | | | | | | CLRDT | STALLED | STALL | FLUSH | UNDRN | FIFONE | TXRDY |
| USBTXCS | RL2, type I | R/W, offset | 0x122, res | et 0x00 (O | TG B / Devi | ice Mode) | | | | | | ı | | | |
| HODTYGO | DI 0 4 | DAN - 65 4 | 0100 | -4.000.(03 | TO D / D | | | | CLRDT | STALLED | STALL | FLUSH | UNDRN | FIFONE | TXRDY |
| USBIXCS | KL3, type i | K/VV, OTTSET | 0x132, res | et uxuu (O | IG B / Devi | ice Mode) | | | CLRDT | STALLED | STALL | FLUSH | UNDRN | FIFONE | TXRDY |
| USBTXCS | RL4, type I | R/W, offset | 0x142, res | et 0x00 (O | TG B / Devi | ice Mode) | | | | | | | | | |
| | •• | | | • | | , | | | CLRDT | STALLED | STALL | FLUSH | UNDRN | FIFONE | TXRDY |
| USBTXCS | RL5, type I | R/W, offset | 0x152, res | et 0x00 (O | TG B / Devi | ice Mode) | | | | | | | | | |
| | | | | | | | | | CLRDT | STALLED | STALL | FLUSH | UNDRN | FIFONE | TXRDY |
| USBTXCS | RL6, type I | R/W, offset | 0x162, res | et 0x00 (O | TG B / Devi | ice Mode) | | | | | | I | | | |
| HERTYCO | DI7 6 | D/M offers | 0v172 | ot 0×00 (C | TC P / D | ico Mada' | | | CLRDT | STALLED | STALL | FLUSH | UNDRN | FIFONE | TXRDY |
| JOBIACS | rk⊾r, type l | VVV, Offset | 0x172, res | et 0X00 (O | I G B / Devi | ice wode) | | | CLRDT | STALLED | STALL | FLUSH | UNDRN | FIFONE | TXRDY |
| USBTXCS | RL8, type I | R/W, offset | 0x182, res | et 0x00 (O | TG B / Devi | ice Mode) | | | | | | 1 - 20011 | 2.121111 | 0112 | |
| | , 71. | | , , , , , | | | | | | CLRDT | STALLED | STALL | FLUSH | UNDRN | FIFONE | TXRDY |
| | | | | | | | | | | | | | | | |

| 31 | 30 | | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|--------|-----------|--------|------------|---------------|--------------|-------------|-------------|----|-----------|--------|---------|----------|-------|------------|--------|-------|
| 15 | 14 | | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| USBTXC | SRL9, typ | oe R/ | W, offset | 0x192, res | et 0x00 (O | TG B / Dev | ice Mode) | | | | | | | | | |
| | | | | | | | <u> </u> | | | CLRDT | STALLED | STALL | FLUSH | UNDRN | FIFONE | TXRDY |
| USBTXC | SRL10, ty | /pe R | R/W, offse | et 0x1A2, re | set 0x00 (0 | OTG B / De | vice Mode) | 1 | | | | | | | | |
| | | | | | | | | | | CLRDT | STALLED | STALL | FLUSH | UNDRN | FIFONE | TXRDY |
| USBTXC | SRL11, ty | /pe R | k/W, offse | t 0x1B2, re | set 0x00 (C | DTG B / De | vice Mode) | | | | | | | | | |
| | | | | | | | | | | CLRDT | STALLED | STALL | FLUSH | UNDRN | FIFONE | TXRDY |
| USBTXC | SRL12, ty | /pe R | R/W, offse | et 0x1C2, re | set 0x00 (0 | OTG B / De | vice Mode) | ١ | | | | | | | | |
| | | | | | | | | | | CLRDT | STALLED | STALL | FLUSH | UNDRN | FIFONE | TXRDY |
| USBTXC | SRL13, ty | /pe R | R/W, offse | et 0x1D2, re | set 0x00 (0 | OTG B / De | evice Mode) | | | | | | | | | |
| | | | | | | | | | | CLRDT | STALLED | STALL | FLUSH | UNDRN | FIFONE | TXRDY |
| USBTXC | SRL14, ty | /pe R | R/W, offse | et 0x1E2, re | set 0x00 (C | DTG B / De | vice Mode) | | | | | | | | | |
| | | | | | | | | | | CLRDT | STALLED | STALL | FLUSH | UNDRN | FIFONE | TXRDY |
| USBTXC | SRL15, ty | /pe R | R/W, offse | et 0x1F2, re | set 0x00 (C | OTG B / De | vice Mode) | | | OL DDT | OTALLED | OTALL | FLUOU | LINDDN | FIEONE | TVDDV |
| HERTYC | CDUA 6 | D | \A/ -ff4 | 0::112 | -+ 0**00 (0: | TC A / Use | 4 Mada) | | | CLRDT | STALLED | STALL | FLUSH | UNDRN | FIFONE | TXRDY |
| JODIAC | OKITI, IY | pe K/ | ••, onset | 0x113, res | טאטט (ט | . G A / NOS | it ivioue) | | AUTOSET | | MODE | DMAEN | FDT | DMAMOD | DTWE | DT |
| USBTYC | SRH2 fv | ne R/ | W. offset | 0x123, res | et OxOO (O | TG A / Hos | t Mode) | | AUTUOLI | | IVIODE | PINIALIN | וטו | DIVINIVIOU | DIVVE | וט |
| 305.XU | , tyl | , J 1V | , 011361 | . J | 5.00 (0 | 1103 | | | AUTOSET | | MODE | DMAEN | FDT | DMAMOD | DTWE | DT |
| USBTXC | SRH3, tyı | pe R/ | W, offset | 0x133, res | et 0x00 (O | TG A / Hos | t Mode) | | 1101000 | | | | | | | |
| | | | | | | | | | AUTOSET | | MODE | DMAEN | FDT | DMAMOD | DTWE | DT |
| USBTXC | SRH4, ty | pe R/ | W, offset | 0x143, res | et 0x00 (O | TG A / Hos | t Mode) | | | | | | | | | |
| | | | | | | | | | AUTOSET | | MODE | DMAEN | FDT | DMAMOD | DTWE | DT |
| USBTXC | SRH5, ty | pe R/ | W, offset | 0x153, res | et 0x00 (O | TG A / Hos | t Mode) | | | | | | | | | |
| | | | | | | | | | AUTOSET | | MODE | DMAEN | FDT | DMAMOD | DTWE | DT |
| USBTXC | SRH6, ty | pe R/ | W, offset | 0x163, res | et 0x00 (O | TG A / Hos | t Mode) | | | | | | | | | |
| | | | | | | | | | AUTOSET | | MODE | DMAEN | FDT | DMAMOD | DTWE | DT |
| USBTXC | SRH7, ty | pe R/ | W, offset | 0x173, res | et 0x00 (O | TG A / Hos | t Mode) | | | | | | | | | |
| | | | | | | | | | AUTOSET | | MODE | DMAEN | FDT | DMAMOD | DTWE | DT |
| USBTXC | SRH8, ty | pe R/ | W, offset | 0x183, res | et 0x00 (O | TG A / Hos | it Mode) | | ALITOOFT | | MODE | DMAEN | EDT | DMANAOD | DTME | DT |
| HERTYC | CDU0 6# | 20 P/ | 'M offoot | 0×102 === | ot 0×00 (O | TC A / Hos | t Mada) | | AUTOSET | | MODE | DMAEN | FDT | DMAMOD | DTWE | DT |
| USBIAC | экпэ, іу | pe K/ | w, onser | 0x193, res | et uxuu (O | IG A / HUS | st wode) | | AUTOSET | | MODE | DMAEN | FDT | DMAMOD | DTWE | DT |
| USBTXC | SRH10. tv | vpe F | R/W. offse | et 0x1A3, re | set 0x00 ((| OTG A / Ho | ost Mode) | | 7101CCL1 | | MODE | DIVINCIA | 1.51 | DIVI UVICE | DIWE | |
| | , -, | ,, | | | (| | , | | AUTOSET | | MODE | DMAEN | FDT | DMAMOD | DTWE | DT |
| USBTXC | SRH11, ty | pe F | R/W, offse | et 0x1B3, re | set 0x00 (| OTG A / Ho | ost Mode) | | | | | | ļ. | | | - |
| | | | | | | | | | AUTOSET | | MODE | DMAEN | FDT | DMAMOD | DTWE | DT |
| USBTXC | SRH12, ty | ype F | R/W, offse | et 0x1C3, re | set 0x00 (0 | OTG A / Ho | ost Mode) | | | | | | | | | |
| | | | | | | | | | AUTOSET | | MODE | DMAEN | FDT | DMAMOD | DTWE | DT |
| USBTXC | SRH13, ty | ype F | R/W, offse | et 0x1D3, re | set 0x00 (0 | OTG A / Ho | ost Mode) | | | | | | | | | |
| | | | | | | | | | AUTOSET | | MODE | DMAEN | FDT | DMAMOD | DTWE | DT |
| USBTXC | SRH14, ty | ype F | R/W, offse | et 0x1E3, re | set 0x00 (0 | OTG A / Ho | ost Mode) | | | | | | | | | |
| | | | | | | | | | AUTOSET | | MODE | DMAEN | FDT | DMAMOD | DTWE | DT |
| USBTXC | SRH15, ty | ype F | R/W, offse | et 0x1F3, re | set 0x00 (0 | OTG A / Ho | ost Mode) | | AL ITOOFT | | 11005 | D14451 | FDT | DIMMOD | DTME | D.T. |
| HERTYC | SDH1 4 | ne P | W offer | 0x113, res | ot U^U (C. | TG B / Davi | ice Mode) | | AUTOSET | | MODE | DMAEN | FDT | DMAMOD | DTWE | DT |
| USBIAC | okni, tyj | pe K/ | vv, onset | UXIIO, FES | פנ טאטט (ט | J Dev | ice wode) | | AUTOSET | ISO | MODE | DMAEN | FDT | DMAMOD | | |
| USBTYC | SRH2 fv | ne R/ | W. offset | 0x123, res | et OxOO (O | TG B / Dev | rice Mode) | | AUTUOLI | 130 | IVIODE | PINIALIN | וטו | DIVINIVIOU | | |
| 305170 | | , o 10 | , 511361 | . J. 120, 165 | J. 07.00 (O | . 5 5 / 564 | .50 111000) | | AUTOSET | ISO | MODE | DMAEN | FDT | DMAMOD | | |
| USBTXC | SRH3. tvi | pe R/ | W, offset | 0x133, res | et 0x00 (O | TG B / Dev | rice Mode) | | | .50 | 552 | | | 1 | | |
| | -, -, | , | , | , . 30 | | | / | | AUTOSET | ISO | MODE | DMAEN | FDT | DMAMOD | | |
| USBTXC | SRH4, tyı | pe R/ | W, offset | 0x143, res | et 0x00 (O | TG B / Dev | rice Mode) | | | | | | | - | | |
| | | | | , | | | | | AUTOSET | ISO | MODE | DMAEN | FDT | DMAMOD | | |
| | | | | | | | | | | | | | | | | |

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|------------|-------------|-------------|--------------|-----------------|------------|-----------|----|---------|-----|-----------|----------|-----|--------|----|----|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| USBTXCS | RH5, type | R/W, offset | t 0x153, res | et 0x00 (O | TG B / Dev | ice Mode) | | | | | | | | | |
| | | | | | | | | AUTOSET | ISO | MODE | DMAEN | FDT | DMAMOD | | |
| USBTXCS | RH6, type | R/W, offset | t 0x163, res | et 0x00 (O | TG B / Dev | ice Mode) | | | | | | | | | |
| | | | | | | | | AUTOSET | ISO | MODE | DMAEN | FDT | DMAMOD | | |
| USBTXCS | RH7, type | R/W, offset | t 0x173, res | et 0x00 (O | TG B / Dev | ice Mode) | | | | | | | | | |
| | | | | | | | | AUTOSET | ISO | MODE | DMAEN | FDT | DMAMOD | | |
| USBTXCS | RH8, type | R/W, offset | t 0x183, res | et 0x00 (O | TG B / Dev | ice Mode) | | | | | | | | | |
| | | | | | | | | AUTOSET | ISO | MODE | DMAEN | FDT | DMAMOD | | |
| USBTXCS | RH9, type | R/W, offset | t 0x193, res | et 0x00 (O | TG B / Dev | ice Mode) | | | | | | | | | |
| | | | | | | | | AUTOSET | ISO | MODE | DMAEN | FDT | DMAMOD | | |
| USBTXCS | RH10, type | R/W, offs | et 0x1A3, re | eset 0x00 (| OTG B / De | vice Mode |) | | | | | | | | |
| | | | | | | | | AUTOSET | ISO | MODE | DMAEN | FDT | DMAMOD | | |
| USBTXCS | RH11, type | R/W, offse | et 0x1B3, re | eset 0x00 (| OTG B / De | vice Mode |) | | | | | | | | |
| | | | | | | | | AUTOSET | ISO | MODE | DMAEN | FDT | DMAMOD | | |
| USBTXCS | RH12, type | R/W, offs | et 0x1C3, re | eset 0x00 (| OTG B / De | vice Mode |) | | | | | | | | |
| | | | | | | | | AUTOSET | ISO | MODE | DMAEN | FDT | DMAMOD | | |
| USBTXCS | RH13, type | R/W, offs | et 0x1D3, re | eset 0x00 (| OTG B / De | vice Mode |) | | | | | | | | |
| | | | | | | | | AUTOSET | ISO | MODE | DMAEN | FDT | DMAMOD | | |
| USBTXCS | RH14, type | R/W, offs | et 0x1E3, re | eset 0x00 (| OTG B / De | vice Mode |) | ' | | ' | | | | | |
| | | | | | | | | AUTOSET | ISO | MODE | DMAEN | FDT | DMAMOD | | |
| USBTXCS | RH15, type | R/W, offs | et 0x1F3, re | eset 0x00 (| OTG B / De | vice Mode |) | | | | | | | | |
| | | | | | | | | AUTOSET | ISO | MODE | DMAEN | FDT | DMAMOD | | |
| USBRXMA | AXP1, type | R/W, offse | t 0x114, res | set 0x0000 | | | | | | | | | | | |
| | | | | | | | | | | MAXLOAD |) | | | | |
| USBRXMA | AXP2, type | R/W, offse | t 0x124, res | set 0x0000 | | | | | | | | | | | |
| | | | | | | | | | | MAXLOAD |) | | | | |
| USBRXMA | AXP3, type | R/W, offse | t 0x134, res | set 0x0000 | | | | | | | | | | | |
| | | | | | | | | | | MAXLOAD |) | | | | |
| USBRXMA | XP4, type | R/W, offse | t 0x144, res | set 0x0000 | | | | | | | | | | | |
| | | | | | | | | | | MAXLOAD |) | | | | |
| USBRXMA | XP5. type | R/W. offse | t 0x154, res | et 0x0000 | | | | | | | | | | | |
| | , -, -, | , | | | | | | | | MAXLOAD |) | | | | |
| USBRXMA | XP6. type | R/W. offse | t 0x164, res | et 0x0000 | | | | | | | | | | | |
| CODIONII | ou o, type | 1011, 01100 | | | | | | | | MAXLOAD |) | | | | |
| IISBRYMA | YP7 type | P/W offse | t 0x174, res | eet OvOOOO | | | | | | WAXLOAL | , | | | | |
| OODICAMA | txi 7, type | Tove, onse | C 0X174, 163 | | | | | | | MAXLOAD |) | | | | |
| IISBDYMA | VDS type | D/M offee | t 0x184, res | | | | | | | WAXLOAL | , | | | | |
| OSBICAINIA | AAFO, type | Nav, onse | UX 104, 168 | | | | | | | MAXLOAD | \ | | | | |
| HEDDAMA | VD0 time | D/M offee | 4.0×404. === | | | | | | | IVIAALUAL | , | | | | |
| USBRAINIA | AAPS, type | K/VV, Olise | t 0x194, res | | | | | | | MAYLOAF | | | | | |
| | WB46.4 | D.044 . 65 | | 40.000 | • | | | | | MAXLOAD | , | | | | |
| USBRXIVIA | AXP10, typ | e κ/w, oπs | et 0x1A4, r | eset uxuuu I | | | | | | MAYLOAD | | | | | |
| | WB44 4 | D.044 .65 | | | | | | | | MAXLOAD | , | | | | |
| USBRXMA | AXP11, type | e R/W, offs | et 0x1B4, re | eset uxuuu I | 0 | | | | | | | | | | |
| | WB: 5 | B#:: | | | | | | | | MAXLOAD |) | | | | |
| USBRXMA | AXP12, typ | e R/W, offs | et 0x1C4, r | eset 0x000 | 0 | | | | | | | | | | |
| | | | | | | | | | | MAXLOAD |) | | | | |
| USBRXMA | AXP13, typ | e R/W, offs | et 0x1D4, r | eset 0x000 | 0 | | | | | | | | | | |
| | | | | | | | | | | MAXLOAD |) | | | | |
| USBRXMA | AXP14, typ | e R/W, offs | et 0x1E4, r | eset 0x000 | 0 | | | | | | | | | | |
| | | | | | | | | | | MAXLOAD |) | | | | |
| USBRXMA | XP15, typ | e R/W, offs | et 0x1F4, re | eset 0x000 | 0 | | | | | | | | | | |
| | | | | | | | | | | MAXLOAD |) | | | | |
| | | | | | | | | | | | | | | | |

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|--------|--------------|----------------|-----------------|-------------|--------------|-------------|----|--------|---------|----------|---------|--------------------|---------|-------|--------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| USBRXC | SRL1, type | R/W, offset | 0x116, res | et 0x00 (O | TG A / Hos | t Mode) | | | | 1 | | | | | |
| | | | | | | | | CLRDT | STALLED | REQPKT | FLUSH | DATAERR / NAKTO | ERROR | FULL | RXRDY |
| USBRXC | SRL2, type | R/W, offset | 0x126, res | et 0x00 (O | TG A / Hos | t Mode) | | | | 1 | | | | | |
| | | | | | | | | CLRDT | STALLED | REQPKT | FLUSH | DATAERR / NAKTO | ERROR | FULL | RXRDY |
| USBRXC | SRL3, type | R/W, offset | 0x136, res | et 0x00 (O | TG A / Hos | t Mode) | | | | | | | | | |
| | | | | | | | | CLRDT | STALLED | REQPKT | FLUSH | DATAERR / NAKTO | ERROR | FULL | RXRDY |
| USBRXC | SRL4, type | R/W, offset | 0x146, res | et 0x00 (O | TG A / Hos | t Mode) | | | | | | | | | |
| | | | | | | | | CLRDT | STALLED | REQPKT | FLUSH | DATAERR / NAKTO | ERROR | FULL | RXRDY |
| USBRXC | SRL5, type | R/W, offset | 0x156, res | et 0x00 (O | TG A / Hos | t Mode) | | | | | | ' | | | |
| | | | | | | | | CLRDT | STALLED | REQPKT | FLUSH | DATAERR / NAKTO | ERROR | FULL | RXRDY |
| USBRXC | SRL6, type | R/W, offset | 0x166, res | et 0x00 (O | TG A / Hos | t Mode) | | | | 1 | | | | | |
| | | | | | | | | CLRDT | STALLED | REQPKT | FLUSH | DATAERR / NAKTO | ERROR | FULL | RXRDY |
| USBRXC | SRL7, type | R/W, offset | 0x176, res | et 0x00 (O | TG A / Hos | t Mode) | | | | | | | | | |
| | | | | | | | | CLRDT | STALLED | REQPKT | FLUSH | DATAERR / NAKTO | ERROR | FULL | RXRDY |
| USBRXC | SRL8, type | R/W, offset | 0x186, res | et 0x00 (O | TG A / Hos | t Mode) | | | | | | | | | |
| | | | | | | | | CLRDT | STALLED | REQPKT | FLUSH | DATAERR / NAKTO | ERROR | FULL | RXRDY |
| USBRXC | SRL9, type | R/W, offset | 0x196, res | et 0x00 (O | TG A / Hos | t Mode) | | | | | | | | | |
| | | | | | | | | CLRDT | STALLED | REQPKT | FLUSH | DATAERR / NAKTO | ERROR | FULL | RXRDY |
| USBRXC | SRL10, typ | e R/W, offse | et 0x1A6, re | set 0x00 (| OTG A / Ho | st Mode) | | | | | | 10.00 | | | |
| | | | | | | <u> </u> | | CLRDT | STALLED | REQPKT | FLUSH | DATAERR / NAKTO | ERROR | FULL | RXRDY |
| USBRXC | SRL11, type | e R/W, offse | et 0x1B6, re | set 0x00 ((| OTG A / Ho | st Mode) | | | | | | Text | | | |
| | , ,, | , | ., | | | | | CLRDT | STALLED | REQPKT | FLUSH | DATAERR / | ERROR | FULL | RXRDY |
| USBRXC | SRL12, type | e R/W, offse | et 0x1C6, re | eset 0x00 (| OTG A / Ho | st Mode) | | | | | | NAKTO | | | |
| | | <u> </u> | · · · · · | • | | · · · · · | | CLRDT | STALLED | REQPKT | FLUSH | DATAERR / | ERROR | FULL | RXRDY |
| USBRYC | SRL13, type | e R/W offse | et 0x1D6 re | set OyOO ((| OTG A / Ho | et Mode) | | | | | | NAKTO | | _ | |
| | | | | | | | | CLRDT | STALLED | REOPKT | FLUSH | DATAERR / | ERROR | FULL | RXRDY |
| HEBBYC | CDI 44 from | - D/M -ff- | -4 0×4FC | | OTC A /IIa | at Mada) | | OLINDI | OTALLED | TLQ: IXI | 1 20011 | NAKTO | LITTOIT | 1 OLL | TOURDT |
| USBRAC | SRL14, typ | e R/VV, OTIS | et ux i = 6, re | set uxuu (t | JIG A / HO | st wode) | | | 1 | | | DATAERR / | | | |
| | | | | | | | | CLRDT | STALLED | REQPKI | FLUSH | NAKTO | ERROR | FULL | RXRDY |
| USBRXC | SRL15, typ | e R/W, offse | et 0x1F6, re | set 0x00 (0 | OTG A / Ho | st Mode) | | | | | | DATAERR / | | | |
| | | | | | | | | CLRDT | STALLED | REQPKT | FLUSH | NAKTO | ERROR | FULL | RXRDY |
| USBRXC | SRL1, type | R/W, offset | 0x116, res | et 0x00 (O | TG B / Devi | ice Mode) | | | T | | | I | | | T == |
| HEBBYC | CDI 2 from a | D/M offeet | 0.426 | -4 0×00 /O | TC D / Davi | iaa Mada) | | CLRDT | STALLED | STALL | FLUSH | DATAERR | OVER | FULL | RXRDY |
| USBRAC | SRL2, type | R/VV, OTISEI | 0x126, res | et uxuu (O | IG B / Dev | ice wode) | | CLRDT | STALLED | STALL | FLUSH | DATAERR | OVER | FULL | RXRDY |
| USBRXC | SRL3, type | R/W, offset | 0x136, res | et 0x00 (O | TG B / Dev | ice Mode) | | 1 | 1 | I. | | 1 | | | 1 |
| | | | | | | | | CLRDT | STALLED | STALL | FLUSH | DATAERR | OVER | FULL | RXRDY |
| USBRXC | SRL4, type | R/W, offset | 0x146, res | et 0x00 (O | TG B / Dev | ice Mode) | | | 1 | | | 1 | | | T = |
| HEBBYA | CDI E 4 | D/M affa a | 0v4E0 ==== | ot 0v00 /01 | TC B / David | ioo Mada' | | CLRDT | STALLED | STALL | FLUSH | DATAERR | OVER | FULL | RXRDY |
| USBKAC | SRL5, type | r./ vv, OTTS@1 | UX 106, FES | er oxoo (O | IG B / DeV | ice ivioae) | | CLRDT | STALLED | STALL | FLUSH | DATAERR | OVER | FULL | RXRDY |
| USBRXC | SRL6, type | R/W, offset | 0x166, res | et 0x00 (O | TG B / Dev | ice Mode) | | | | | 50.1 | | | . 322 | |
| | | | | • | | | | CLRDT | STALLED | STALL | FLUSH | DATAERR | OVER | FULL | RXRDY |
| | | | | | | | | | | | | | | | |

| 31 | 20 | 29 | 20 | 27 | 26 | 25 | 24 | 1 22 | 22 | 21 | 20 | 19 | 10 | 17 | 16 |
|----------|---------------------------|--------------|---------------|--------------|-------------|-------------|----|----------|----------|----------|---------------------|------------|--------|----------|---------|
| 15 | 30 14 | 13 | 28 12 | 27 | 26 10 | 25 9 | 8 | 7 | 6 | 21 5 | 20 4 | 3 | 18 | 17 | 16 0 |
| | | | | L | TG B / Devi | | | 1 ' | · · | Ŭ | | | | <u>'</u> | |
| | | , | | 01 0200 (0 | | | | CLRDT | STALLED | STALL | FLUSH | DATAERR | OVER | FULL | RXRDY |
| USBRXCS | RL8, type | R/W. offset | 0x186. res | set 0x00 (O | TG B / Devi | ce Mode) | | | | | | | | | |
| | | · · | • | • | | · · · | | CLRDT | STALLED | STALL | FLUSH | DATAERR | OVER | FULL | RXRDY |
| USBRXCS | RL9, type | R/W, offset | 0x196, res | set 0x00 (O | TG B / Devi | ce Mode) | | | | | | | | | |
| | | | | | | | | CLRDT | STALLED | STALL | FLUSH | DATAERR | OVER | FULL | RXRDY |
| USBRXCS | SRL10, type | R/W, offse | et 0x1A6, re | eset 0x00 (| OTG B / De | vice Mode) |) | | | | | | | | |
| | | | | | | | | CLRDT | STALLED | STALL | FLUSH | DATAERR | OVER | FULL | RXRDY |
| USBRXCS | RL11, type | R/W, offse | et 0x1B6, re | eset 0x00 (| OTG B / De | vice Mode) | | | | | | | | | |
| | | | | | | | | CLRDT | STALLED | STALL | FLUSH | DATAERR | OVER | FULL | RXRDY |
| USBRXCS | SRL12, type | R/W, offse | et 0x1C6, re | eset 0x00 (| OTG B / De | vice Mode) |) | | | | | | | | |
| | | | | | | | | CLRDT | STALLED | STALL | FLUSH | DATAERR | OVER | FULL | RXRDY |
| USBRXCS | SRL13, type | R/W, offse | et 0x1D6, re | eset 0x00 (| OTG B / De | vice Mode) | | | | | | | | | |
| | | | | | | | | CLRDT | STALLED | STALL | FLUSH | DATAERR | OVER | FULL | RXRDY |
| USBRXCS | SRL14, type | R/W, offse | et 0x1E6, re | eset 0x00 (| OTG B / De | vice Mode) | | | | | | | | | |
| | | | | | | | | CLRDT | STALLED | STALL | FLUSH | DATAERR | OVER | FULL | RXRDY |
| USBRXCS | SRL15, type | R/W, offse | et 0x1F6, re | eset 0x00 (| OTG B / De | vice Mode) | | | | | | | | | |
| | | | | | | | | CLRDT | STALLED | STALL | FLUSH | DATAERR | OVER | FULL | RXRDY |
| USBRXCS | SRH1, type | R/W, offse | t 0x117, res | set 0x00 (O | TG A / Hos | t Mode) | | ==== | | | | I | | | |
| | | | | | | | | AUTOCL | AUTORQ | DMAEN | PIDERR | DMAMOD | DTWE | DT | |
| USBRXCS | SRH2, type | R/W, offse | t 0x127, res | set 0x00 (C | TG A / Hos | t Mode) | | ALITOOL | ALITODO | DMAEN | DIDEDD | DMAMOD | DTME | DT | |
| HERRYCE | PH2 tune | D/M offee | t 0v127 roc | ant 0×00 (O | TC A / Hoo | t Mada) | | AUTUCL | AUTORQ | DMAEN | PIDERR | DMAMOD | DTWE | DT | |
| USBRACS | окно, туре | R/VV, OIISE | t ux137, res | set uxuu (C | TG A / Hos | t wode) | | ALITOCI | AUTORQ | DMAEN | PIDERR | DMAMOD | DTWE | DT | |
| USBRYCS | RH4 tyne | R/W offse | t 0x147 res | set OxOO (O | TG A / Hos | t Mode) | | AUTOCL | AUTORQ | DIVIALIN | FIDERIX | DIVIAIVIOD | DIWL | ы | |
| OODITAGO | Jitii i , type | 1011, 01136 | C UX 147, 163 | O 0000 100 | 710 A71103 | t Mode) | | AUTOCI | AUTORQ | DMAEN | PIDERR | DMAMOD | DTWE | DT | |
| USBRXCS | SRH5, type | R/W. offse | t 0x157. res | set 0x00 (O | TG A / Hos | t Mode) | | 7.0.002 | 7.010.10 | 2 | | 2 | | J. | |
| | , ,,,, | , | | (- | | , | | AUTOCL | AUTORQ | DMAEN | PIDERR | DMAMOD | DTWE | DT | |
| USBRXCS | RH6, type | R/W, offse | t 0x167, res | set 0x00 (O | TG A / Hos | t Mode) | | | | | | | | | |
| | | | | <u>`</u> | | <u> </u> | | AUTOCL | AUTORQ | DMAEN | PIDERR | DMAMOD | DTWE | DT | |
| USBRXCS | SRH7, type | R/W, offse | t 0x177, res | set 0x00 (O | TG A / Hos | t Mode) | | | | | | | | | |
| | | | | | | | | AUTOCL | AUTORQ | DMAEN | PIDERR | DMAMOD | DTWE | DT | |
| USBRXCS | RH8, type | R/W, offse | t 0x187, res | set 0x00 (O | TG A / Hos | t Mode) | | | | | | | | | |
| | | | | | | | | AUTOCL | AUTORQ | DMAEN | PIDERR | DMAMOD | DTWE | DT | |
| USBRXCS | RH9, type | R/W, offse | t 0x197, res | set 0x00 (O | TG A / Hos | t Mode) | | | | | | | | | |
| | | | | | | | | AUTOCL | AUTORQ | DMAEN | PIDERR | DMAMOD | DTWE | DT | |
| USBRXCS | RH10, type | R/W, offs | et 0x1A7, r | eset 0x00 (| OTG A / Ho | st Mode) | | | | | | | | | |
| | | | | | | | | AUTOCL | AUTORQ | DMAEN | PIDERR | DMAMOD | DTWE | DT | |
| USBRXCS | SRH11, type | R/W, offs | et 0x1B7, r | eset 0x00 (| OTG A / Ho | st Mode) | | | | | | | | | |
| | | | | | | | | AUTOCL | AUTORQ | DMAEN | PIDERR | DMAMOD | DTWE | DT | |
| USBRXCS | SRH12, type | R/W, offs | et 0x1C7, r | eset 0x00 (| OTG A / Ho | st Mode) | | | | | | | | | |
| | | | | | | | | AUTOCL | AUTORQ | DMAEN | PIDERR | DMAMOD | DTWE | DT | |
| USBRXCS | SRH13, type | R/W, offs | et 0x1D7, r | eset 0x00 (| OTG A / Ho | st Mode) | | A11=0.5: | AUT056 | DM:=: | DID=== | Inum or 1 | D.T.:- | | |
| HODD:::0 | Duct : | - D021 | -10.15- | | OTC : ::: | -4.86 | | AUTOCL | AUTORQ | DMAEN | PIDERR | DMAMOD | DTWE | DT | |
| USBRXCS | KH14, type | e R/W, offs | et 0x1E7, r | eset 0x00 (| OTG A / Ho | st Mode) | | ALITOS: | ALITODO | DMAEN | DIDESE | DMANAGE | DT14/5 | D.T. | |
| HODEVS | DIME : | - D/M - 55 | -4.0-4== | | 070 * *** | -4 84 - 1 3 | | AUTOCL | AUTORQ | DMAEN | PIDERR | DMAMOD | DTWE | DT | |
| USBRXCS | кн15, type | e K/W, offs | et UX1F7, re | eset 0x00 (| OTG A / Ho | st Mode) | | ALITOC | ALITODO | DMACA | DIDEDE | DMANAOR | DTME | DT | |
| Hebbyoo | DU4 4 | D/M -#- | 1 0v447 ··· | not 0::00 /0 | TG D / D= 1 | ioo Mada | | AUTOCL | AUTORQ | DMAEN | PIDERR | DMAMOD | DTWE | DT | |
| OSBRXCS | кнт, type | r./vv, ottse | t UX11/, res | set uxuu (O | TG B / Dev | ice Mode) | | | | | DIENNET | | | | |
| | | | | | | | | AUTOCL | ISO | DMAEN | DISNYET / PIDERR | DMAMOD | | | |
| | | | | | | | | | | | | | | | |

| 31 | 20 | 20 | 20 | 27 | 26 | 25 | 24 | 22 | 22 | 21 | 20 | 10 | 10 | 17 | 16 |
|---------|-------------------|-------------|---------------|-------------|------------|-------------|---------|---------|---------|----------|---------------------|--------------|----|----|---------|
| 15 | 30 14 | 29 13 | 28 12 | 27 11 | 26 10 | 25 9 | 24 8 | 23 7 | 22 6 | 21 5 | 20 | 19 | 18 | 17 | 16 0 |
| | SRH2, type | | | | | | • | | | | , | | | ' | • |
| | , -, -, -, | , | | (- | | , | | AUTOCL | ISO | DMAEN | DISNYET / | DMAMOD | | | |
| | | | | | | | | AUTOCL | 130 | DIVIAEIN | PIDERR | DIVIAIVIOD | | | |
| USBRXCS | SRH3, type | R/W, offse | t 0x137, res | set 0x00 (O | TG B / Dev | rice Mode) | | | | | | | | | |
| | | | | | | | | AUTOCL | ISO | DMAEN | DISNYET / PIDERR | DMAMOD | | | |
| USBRXCS | SRH4, type | R/W, offse | t 0x147, res | set 0x00 (O | TG B / Dev | rice Mode) | | | | | | | | | |
| | | | | | | | | AUTOCL | ISO | DMAEN | DISNYET / | DMAMOD | | | |
| HEBBYC | SRH5, type | D/M offee | t 0v157 ros | ot OvOO (O | TG B / Dov | rico Modo) | | | | | PIDERR | | | | |
| OODINAO | ortio, type | iuvi, onse | t 0x107, 163 | 0000 (0 | TO B / Bev | ice mode, | | ALITOOL | 100 | 514451 | DISNYET / | Билиор | | | |
| | | | | | | | | AUTOCL | ISO | DMAEN | PIDERR | DMAMOD | | | |
| USBRXCS | SRH6, type | R/W, offse | t 0x167, res | et 0x00 (O | TG B / Dev | rice Mode) | | | | | | | | | |
| | | | | | | | | AUTOCL | ISO | DMAEN | DISNYET / PIDERR | DMAMOD | | | |
| USBRXCS | SRH7, type | R/W, offse | t 0x177, res | set 0x00 (O | TG B / Dev | rice Mode) | | | | | | | | | |
| | | | | | | | | AUTOCL | ISO | DMAEN | DISNYET / | DMAMOD | | | |
| IISBBAC | SRH8, type | P/W offor | t 0v197 =c- | eat Ovon (O | TG B / Dev | rice Made) | | | | | PIDERR | | | | |
| USBRAGG | экпо, гуре | M/VV, OIISE | t ux ior, ies | et uxuu (O | IG B / Dev | ice wiode) | | | | | DISNYET / | | | | |
| | | | | | | | | AUTOCL | ISO | DMAEN | PIDERR | DMAMOD | | | |
| USBRXCS | SRH9, type | R/W, offse | t 0x197, res | et 0x00 (O | TG B / Dev | rice Mode) | | | | | | | | | |
| | | | | | | | | AUTOCL | ISO | DMAEN | DISNYET / PIDERR | DMAMOD | | | |
| USBRXCS | SRH10, type | R/W, offs | et 0x1A7, r | eset 0x00 (| OTG B / De | evice Mode |) | | | | | | | | |
| | | | | | | | | AUTOCL | ISO | DMAEN | DISNYET / | DMAMOD | | | |
| HODDYO | DII44 6 | DAN -#- | -40-407 | | OTO D / D | | | | | | PIDERR | | | | |
| USBRXCS | SRH11, type | R/W, offs | et 0x1B7, re | eset uxuu (| OIG B / De | evice Mode | | | | | DISNYET / | | | | |
| | | | | | | | | AUTOCL | ISO | DMAEN | PIDERR | DMAMOD | | | |
| USBRXCS | SRH12, type | R/W, offs | et 0x1C7, r | eset 0x00 (| OTG B / De | evice Mode | | | | | | | | | |
| | | | | | | | | AUTOCL | ISO | DMAEN | DISNYET / PIDERR | DMAMOD | | | |
| USBRXCS | SRH13, type | R/W, offs | et 0x1D7, re | eset 0x00 (| OTG B / De | evice Mode |) | | | | | | | | |
| | | | | | | | | AUTOCL | ISO | DMAEN | DISNYET / | DMAMOD | | | |
| HEDDYC | SDU44 tome | D/M effe | -4 0×4E7 == | | OTC B / De | vias Mada | | 7101002 | .00 | 31131211 | PIDERR | 2.11. 11.102 | | | |
| USBRACE | SRH14, type | r/vv, ons | et ux1E7, re | eset uxuu (| OIG B / De | evice wiode | | | | | DISNYET / | | | | |
| | | | | | | | | AUTOCL | ISO | DMAEN | PIDERR | DMAMOD | | | |
| USBRXCS | SRH15, type | R/W, offs | et 0x1F7, re | eset 0x00 (| OTG B / De | vice Mode) | | | | | | | | | |
| | | | | | | | | AUTOCL | ISO | DMAEN | DISNYET / PIDERR | DMAMOD | | | |
| USBRXC | OUNT1, type | RO, offse | et 0x118, re | set 0x0000 | | | | | | | | | | | |
| | | | | | | | | | COUNT | | | | | | |
| USBRXC | OUNT2, type | RO, offse | et 0x128, re | set 0x0000 | | | | | | | | | | | |
| | | | | | | | | | COUNT | | | | | | |
| USBRXC | OUNT3, type | RO, offse | et 0x138, re | set 0x0000 | | | | | a.c.: | | | | | | |
| HEBBYC | DUNTA 5: | . DO -# | -4 Ov4 40 | | | | | | COUNT | | | | | | |
| USBRXCO | OUNT4, type | e KU, offse | et UX148, re | set ux0000 | | | | | COUNT | | | | | | |
| USBRXCO | OUNT5, type | RO. offse | et 0x158. re | set 0x0000 | ı | | | | COUNT | | | | | | |
| CODINA | - 51110, type | , 01130 | 07.100, 16 | -5. 5.0000 | | | | | COUNT | | | | | | |
| USBRXC | OUNT6, type | RO, offse | et 0x168, re | set 0x0000 | | | | | | | | | | | |
| | | | | | | | | | COUNT | | | | | | |
| USBRXC | OUNT7, type | RO, offse | et 0x178, re | set 0x0000 | ı | | | | | | | | | | |
| | | | | | | | | | COUNT | | | | | | |

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|-------------|-------------|---------------|--------------|-------------|----|----|----|------|-------|-----|--------|----------|------|-----------------|----|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| USBRXCOL | | | | | | | | | | - | | | | | |
| | , ,,, | , , , , , , , | | | | | | | COUNT | | | | | | |
| USBRXCOL | JNT9, type | RO, offse | t 0x198, re: | set 0x0000 | | | | | | | | | | | |
| | | | | | | | | | COUNT | | | | | | |
| USBRXCOL | JNT10, typ | e RO, offs | et 0x1A8, r | eset 0x000 | 0 | | | | | | | | | | |
| | | | | | | | | | COUNT | | | | | | |
| USBRXCOL | JNT11, typ | e RO, offs | et 0x1B8, r | eset 0x000 | 0 | | | | | | | | | | |
| | | | | | | | | | COUNT | | | | | | |
| USBRXCOL | JNT12, typ | e RO, offs | et 0x1C8, r | eset 0x000 | 0 | | | | | | | | | | |
| | | | | | | | | | COUNT | | | | | | |
| USBRXCOL | JNT13, typ | e RO, offs | et 0x1D8, r | eset 0x000 | 0 | | | | | | | | | | |
| | | | | | | | | | COUNT | | | | | | |
| USBRXCOL | JNT14, typ | e RO, offs | et 0x1E8, r | eset 0x000 | 0 | | | | | | | | | | |
| | | | | | | | | | COUNT | | | | | | |
| USBRXCOL | JNT15, typ | e RO, offs | et 0x1F8, r | eset 0x000 | 0 | | | | | | | | | | |
| HODEVEN | F4 4 - | MAI - ** : | 0-446 | -4.002 | | | | | COUNT | | | | | | |
| USBTXTYP | ∟1, type R | uvv, offset | ux11A, res | et UXUO | | | | 0.00 | EED | DD | ОТО | | - | EP | |
| USBTXTYP | E2 tuno B | NA offoot | 0v12A roo | ot 0v00 | | | | SPI | EED | PR | 310 | | | EP | |
| USBIALIF | Ez, type K | av, onset | UX IZA, IES | er oxoo | | | | SPI | EED | PR | ОТО | | т. | EP | |
| USBTXTYP | F3 type R | P/W offset | Ωv13Δ res | et OvOO | | | | OI I | | 110 | 310 | | | | |
| OOD IX. III | _0, type 1. | | OX 10A, 100 | or oxoo | | | | SPI | EED | PR | ОТО | | Т | EP | |
| USBTXTYP | E4, type R | R/W, offset | 0x14A, res | et 0x00 | | | | | | | | | | | |
| | , 31 | , | , | | | | | SP | EED | PR | ОТО | | Т | EP | |
| USBTXTYP | E5, type R | R/W, offset | 0x15A, res | et 0x00 | | | | | | | | | | | |
| | | | | | | | | SPI | EED | PR | ОТО | | T | EP | |
| USBTXTYP | E6, type R | R/W, offset | 0x16A, res | et 0x00 | | | | | | | | | | | |
| | | | | | | | | SPI | EED | PR | ОТО | | Т | EP | |
| USBTXTYP | E7, type R | R/W, offset | 0x17A, res | et 0x00 | | | | | | | | | | | |
| | | | | | | | | SP | EED | PR | ОТО | | T | EP | |
| USBTXTYP | E8, type R | R/W, offset | 0x18A, res | et 0x00 | | | | | | | | | | | |
| | | | | | | | | SP | EED | PR | ОТО | | Т | EP | |
| USBTXTYP | E9, type R | R/W, offset | 0x19A, res | et 0x00 | | | | | | | | | _ | | |
| | =40.4 | D.1.1 | | | | | | SP | EED | PR | ОТО | | Т | EP | |
| USBTXTYP | ⊏1u, type | rt/VV, Offse | ι υχτΑΑ, re | set uxuu | | | | en: | EED | DD | ОТО | | т. | EP | |
| USBTXTYP | F11 type | R/W offer | t 0x1RA == | set fiven | | | | JP1 | | FR | J10 | | - 11 | LI ⁻ | |
| SSBIATIF | ∟ i i, type | , 01136 | . JA 15A, 16 | 551 UAUU | | | | SPI | EED | PR | ОТО | | т | EP | |
| USBTXTYP | E12, type | R/W, offse | t 0x1CA, re | set 0x00 | | | | | | | | | • | | |
| | . ,,, | | , | | | | | SPI | EED | PR | ОТО | | T | EP | |
| USBTXTYP | E13, type | R/W, offse | t 0x1DA, re | set 0x00 | | | | | | | | - | | | |
| | | | | | | | | SP | EED | PR | ОТО | | Т | EP | |
| USBTXTYP | E14, type | R/W, offse | t 0x1EA, re | set 0x00 | | | | | | | | | | | |
| | | | | | | | | SPI | EED | PR | ОТО | | T | EP | |
| USBTXTYP | E15, type | R/W, offse | t 0x1FA, re | set 0x00 | | | | | | | | | | | |
| | | | | | | | | SPI | EED | PR | ОТС | | TI | EP | |
| USBTXINTE | ERVAL1, ty | ype R/W, o | ffset 0x11B | , reset 0x0 | 0 | | | | | | | | | | |
| | | | | | | | | | | | TXPOLL | / NAKLMT | | | |
| USBTXINTE | ERVAL2, ty | ype R/W, o | ffset 0x12B | , reset 0x0 | 0 | | | | | | | | | | |
| | | | | | | | | | | | TXPOLL | / NAKLMT | | | |
| USBTXINTE | ERVAL3, ty | ype R/W, o | ffset 0x13B | , reset 0x0 | 0 | | | | | | | | | | |
| | | | | | | | | | | | TXPOLL | / NAKLMT | | | |

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|----------|-------------|-----------------|---------------------|--------------|-------------|----|----|------|-----|------|---------|-------------|----|----|----|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| USBTXIN | TERVAL4, 1 | type R/W, o | offset 0x14E | B, reset 0x0 | 00 | | | | | | | | | | |
| | | | | | | | | | | | TXPOLL | / NAKLMT | | | |
| USBTXIN | TERVAL5, 1 | type R/W, o | offset 0x15E | B, reset 0x0 | 00 | | | | | | | | | | |
| | | | | | | | | | | | TXPOLL | / NAKLMT | | | |
| USBTXIN | TERVAL6, 1 | type R/W, o | offset 0x16E | B, reset 0x0 | 00 | | | | | | | | | | |
| | | | | | | | | | | | TXPOLL | / NAKLMT | | | |
| USBTXIN | TERVAL7, 1 | type R/W, o | offset 0x17E | B, reset 0x0 | 00 | | | | | | | | | | |
| | | | | | | | | | | | TXPOLL | / NAKLMT | | | |
| USBTXIN | TERVAL8, 1 | type R/W, o | offset 0x18E | B, reset 0x0 | 00 | | | | | | | | | | |
| | | | · | | | | | | | | TXPOLL | / NAKLMT | | | |
| USBIXIN | TERVAL9, 1 | type R/vv, o | offset 0x19E | s, reset uxi | JU | | | | | | TYPOLI | / NAKLMT | | | |
| LISBTYIN | TERVAL 10 | type P/W | offset 0x1A | AR reset () | ×00 | | | | | | TAPOLL | / NANLIVI I | | | |
| OSBIAIN | TERVALIO, | type K/vv, | Oliset Ox IA | AD, Teset U | X 00 | | | | | | TXPOLL | / NAKLMT | | | |
| USBTXIN | TERVAL11. | type R/W. | offset 0x1E | 3B. reset 0 | x00 | | | | | | TAT OLL | 710 (() | | | |
| | | 3 F , | | , | | | | | | | TXPOLL | / NAKLMT | | | |
| USBTXIN | TERVAL12, | type R/W, | offset 0x10 | CB, reset 0 | x00 | | | | | | | | | | |
| | | | | | | | | | | | TXPOLL | / NAKLMT | | | |
| USBTXIN | TERVAL13, | type R/W, | offset 0x1E | DB, reset 0 | x00 | | | | | | | | | | |
| | | | | | | | | | | | TXPOLL | / NAKLMT | | | |
| USBTXIN | TERVAL14, | type R/W, | offset 0x1E | EB, reset 0: | x00 | | | | | | | | | | |
| | | | | | | | | | | | TXPOLL | / NAKLMT | | | |
| USBTXIN | TERVAL15, | type R/W, | offset 0x1F | FB, reset 0 | k00 | | | | | | | | | | |
| | | | | | | | | | | | TXPOLL | / NAKLMT | | | |
| USBRXTY | PE1, type | R/W, offset | 0x11C, res | set 0x00 | | | | | | | | | | | |
| | | | | | | | | SPI | EED | PR | ОТО | | Т | EP | |
| USBRXTY | PE2, type | R/W, offset | 0x12C, res | set 0x00 | | | | 0.00 | | | 0.70 | | | | |
| HEDDYTY | /DE2 6 ma | D/M -#4 | 0.420 | | | | | SPI | EED | PR | ОТО | | I | EP | |
| USBRATT | r L3, type | IN VV, OIISEL | t 0x13C, res | Set UXUU | | | | SPI | EED | PR | ОТО | | Т | EP | |
| USBRXTY | PF4. type | R/W. offset | 0x14C, res | set 0x00 | | | | 011 | | 111 | 010 | | · | | |
| | , ., ,, | , | , , , , , , , , , , | | | | | SPI | EED | PR | ОТО | | Т | EP | |
| USBRXTY | PE5, type | R/W, offset | 0x15C, res | set 0x00 | | | | | | | | | | | |
| | | | | | | | | SPI | EED | PR | ОТО | | Т | EP | |
| USBRXTY | PE6, type | R/W, offset | 0x16C, res | set 0x00 | | | | | | | | | | | |
| | | | | | | | | SPI | EED | PR | ОТО | | Т | EP | |
| USBRXTY | PE7, type | R/W, offset | 0x17C, res | set 0x00 | | | | | | | | | | | |
| | | | | | | | | SPI | EED | PR | ОТО | | Т | EP | |
| USBRXTY | PE8, type | R/W, offset | 0x18C, res | set 0x00 | | | | | | | | | | | |
| | | | | | | | | SPI | EED | PR | ОТО | | Т | EP | |
| USBRXTY | rPE9, type | K/W, offset | 0x19C, res | set 0x00 | | | | 0.00 | EED | | ОТО | | - | EP | |
| HEDDATA | /DE10 tune | D/W offer | ot 0×10C # | 2224 Ov00 | | | | 581 | =ED | PR | 010 | | | EP | |
| JODRAIT | ıı∟ı∪, typ∈ | A IN THE COURSE | et 0x1AC, re | eset uxuu | | | | SPI | EED | pp | ОТО | | т | EP | |
| USBRXTY | /PE11. type | R/W, offse | et 0x1BC, re | eset 0x00 | | | | | | 1 11 | | | ' | | |
| | , ,,,,, | , | , | | | | | SPI | EED | PR | ОТО | | Т | EP | |
| USBRXTY | /PE12, type | R/W, offse | et 0x1CC, re | eset 0x00 | | | | 1 | | | | 1 | | | |
| | | | * | | | | | SPI | EED | PR | ОТО | | Т | EP | |
| USBRXTY | /PE13, type | R/W, offse | et 0x1DC, re | eset 0x00 | | | | 1 | | 1 | | 1 | | | |
| | | | | | | | | SPI | EED | PR | ОТО | | T | EP | |
| USBRXTY | /PE14, type | R/W, offse | et 0x1EC, re | eset 0x00 | | | | | | | | | | | |
| | | | | | | | | SPI | EED | PR | ОТО | | Т | EP | |

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|------------|---------------|--------------|---------------|--------------|--------|----|----|-------|-----|----|--------|---|----|----|----|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| JSBRXTY | PE15, type | R/W, offse | et 0x1FC, re | set 0x00 | | | | 1 | | | | 1 | | | |
| | | | | | | | | SP | EED | PR | ото | | Т | EP | |
| USBRXINT | TERVAL1, t | ype R/W, c | offset 0x11E |), reset 0x0 | 00 | | | | | | | | | | |
| | | | | | | | | | | | TXPOLL | / NAKLMT | | | |
| USBRXINT | TERVAL2, t | ype R/W, o | offset 0x12E |), reset 0x(| 00 | | | | | | | | | | |
| | | | | | | | | | | | TXPOLL | / NAKLMT | | | |
| USBRXINT | TERVAL3, t | ype R/W, c | offset 0x13E |), reset 0x(| 00 | | | | | | TVDOLL | / NI A IZI BAT | | | |
| HEDDVINI | TEDVAL4 + | uno B/M o | ffoot Ov14F |) rooot Ov | 00 | | | | | | TXPOLL | / NAKLMT | | | |
| USBRAIN | IERVAL4, I | ype R/vv, c | offset 0x14E | J, reset uxt | | | | | | | TXPOLL | / NAKLMT | | | |
| USBRXINT | TERVAL5, t | ype R/W, o | offset 0x15E |), reset 0x(| 00 | | | | | | .7 022 | , | | | |
| | | , | | · | | | | | | | TXPOLL | / NAKLMT | | | |
| USBRXINT | TERVAL6, t | ype R/W, c | offset 0x16E |), reset 0x(| 00 | | | | | | | | | | - |
| | | | | | | | | | | | TXPOLL | / NAKLMT | | | |
| USBRXINT | TERVAL7, t | ype R/W, o | offset 0x17E |), reset 0x(| 00 | | | | | | | | | | |
| | | | | | | | | | | | TXPOLL | / NAKLMT | | | |
| USBRXINT | TERVAL8, t | ype R/W, c | offset 0x18E |), reset 0x(| 00 | | | | | | TVDOLL | / N A C B A T | | | |
| HSBDAINL | TERVALO 4 | vne P/M - | offset 0x19E |) reset for | 00 | | | | | | TXPOLL | / NAKLMT | | | - |
| OSBICATIVE | ILKVALS, t | ype K/VV, C | JIISEL UX ISL | o, reset ox | | | | | | | TXPOLL | / NAKLMT | | | |
| USBRXINT | TERVAL10, | type R/W, | offset 0x1A | AD, reset 0 | x00 | | | | | | | | | | |
| | | | | | | | | | | | TXPOLL | / NAKLMT | | | |
| USBRXINT | TERVAL11, | type R/W, | offset 0x1E | 3D, reset 0 | x00 | | | | | | | | | | |
| | | | | | | | | | | | TXPOLL | / NAKLMT | | | |
| USBRXINT | TERVAL12, | type R/W, | offset 0x10 | CD, reset 0 | x00 | | | | | | | | | | |
| | | | | | | | | | | | TXPOLL | / NAKLMT | | | |
| USBRXINT | TERVAL13, | type R/W, | offset 0x1E | OD, reset 0 | x00 | | | | | | TYPOLI | / NAKLMT | | | |
| IISBRYINT | TERVAI 14 | tyne R/W | offset 0x1E | D reset 0 | ×00 | | | | | | TAPOLL | / NAKLIVI I | | | |
| OOD!!OU!!! | I LITTAL I 4, | турс гатт, | OHOUT OX 12 | -D, 10001 0 | A00 | | | | | | TXPOLL | / NAKLMT | | | |
| USBRXINT | TERVAL15, | type R/W, | offset 0x1F | D, reset 0 | x00 | | | | | | | | | | |
| | | | | | | | | | | | TXPOLL | / NAKLMT | | | |
| USBRQPK | CTCOUNT1, | , type R/W, | offset 0x30 | 04, reset 0: | x0000 | | | | | | | | | | |
| | | | | | | | CC | DUNT | | | | | | | |
| USBRQPK | KTCOUNT2, | , type R/W, | offset 0x30 | 08, reset 0: | x0000 | | | | | | | | | | |
| | (700111170 | . 504 | | | | | CC | DUNT | | | | | | | |
| USBRUPN | CICOUNIS, | , type K/vv, | offset 0x30 | oc, reset o | XUUUU | | CC | DUNT | | | | | | | |
| USBRQPK | KTCOUNT4 | . type R/W. | offset 0x3 | 10. reset 0: | x0000 | | | 70111 | | | | | | | |
| | | , 31. | | -, | | | CC | DUNT | | | | | | | |
| USBRQPK | CTCOUNT5 | , type R/W, | offset 0x3 | 14, reset 0: | x0000 | | | | | | | | | | |
| | | | | | | | CC | DUNT | | | | | | | |
| USBRQPK | KTCOUNT6 | , type R/W, | offset 0x3 | 18, reset 0 | x0000 | | | | | | | | | | |
| | | | | | | | CC | DUNT | | | | | | | |
| USBRQPK | CTCOUNT7, | , type R/W, | offset 0x3 | 1C, reset 0 | x0000 | | - | NINT | | | | | | | |
| IISBBODA | (TCOLINTO | tyne D/M | offset 0x32 | 20 reest 0 | v0000 | | CC | DUNT | | | | | | | |
| CODKUTK | COUNTO, | , type ruvy, | Oliset 0x3 | LV, 16561 U | AUUUU | | CC | DUNT | | | | | | | |
| USBRQPK | CTCOUNT9. | , type R/W. | offset 0x32 | 24, reset 0: | x0000 | | | | | | | | | | |
| | | | | | | | CC | DUNT | | | | | | | |
| USBRQPK | (TCOUNT1 | 0, type R/V | V, offset 0x3 | 328, reset (| 0x0000 | | | | | | | | | | |
| | | | | | | | CC | DUNT | | | | | | | |
| | | | | | _ | | | | | | | | | | |

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|------------|--------------------|--------------|---|--------------|--------|-----|------|-----|---------|---------|--------|-----|--------|-----------|----------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | 1, type R/V | V, offset 0x | 32C, reset | | | | 1 | - | l . | l . | I | | | |
| | | | | | | | CO | UNT | | | | | | | |
| USBRQP | KTCOUNT1 | 2, type R/V | V, offset 0x | 330, reset | 0x0000 | | | | | | | | | | |
| | | | | | | | CO | UNT | | | | | | | |
| USBRQP | KTCOUNT1 | 3, type R/V | V, offset 0x | 334, reset | 0x0000 | | | | | | | | | | |
| | | | | | | | CO | UNT | | | | | | | |
| USBRQP | KTCOUNT1 | 4, type R/V | V, offset 0x | 338, reset | 0x0000 | | | | | | | | | | |
| | | | | | | | CO | UNT | | | | | | | |
| USBRQP | KTCOUNT1 | 5, type R/V | V, offset 0x | 33C, reset | 0x0000 | | | | | | | | | | |
| | | | | | | | CO | UNT | | | | | | | |
| USBRXDI | PKTBUFDIS | s, type R/W | , offset 0x3 | 340, reset 0 | x0000 | | | | | | | | | | |
| EP15 | EP14 | EP13 | EP12 | EP11 | EP10 | EP9 | EP8 | EP7 | EP6 | EP5 | EP4 | EP3 | EP2 | EP1 | |
| USBTXDF | PKTBUFDIS | , type R/W | , offset 0x3 | 42, reset 0 | x0000 | | | | | | | | | | |
| EP15 | EP14 | EP13 | EP12 | EP11 | EP10 | EP9 | EP8 | EP7 | EP6 | EP5 | EP4 | EP3 | EP2 | EP1 | |
| USBEPC, | type R/W, | offset 0x40 | 00, reset 0x0 | 0000.0000 | | | | | | | | 1 | | | |
| | | | | | | | | | | | | | | | |
| | no / = | | 444 | | | PFL | TACT | | PFLTAEN | PFLTSEN | PFLTEN | | EPENDE | EF | PEN |
| USBEPCI | KIS, type R | ر, offset 0 | x404, reset | UX0000.000 | JU | | | | | | | | | | |
| | | | | | | | | | | | | | | | PF |
| HEBERG | M time D/M | V offers Ov | 400 | 00000.000 | | | | | | | | | | | PF |
| USBEPCI | IVI, type K/V | v, onset ux | (408, reset (| JX0000.000 | 10 | | | | | | | | | | |
| | | | | | | | | | | | | | | | PF |
| USBEPCI | SC type R | W offset () | x40C, rese | t 0×0000 00 | 100 | | | | | | | | | | |
| OODL: O | , t yp e 10 | 11, 011501 0 | ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | PF |
| USBDRRI | IS, type RO | , offset 0x4 | 410, reset 0: | x0000.0000 |) | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | RESUME |
| USBDRIN | I, type R/W, | offset 0x4 | 14, reset 0 | k0000.0000 | | - | | | - | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | RESUME |
| USBDRIS | C, type W1 | C, offset 0: | x418, reset | 0x0000.00 | 00 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | RESUME |
| USBGPC | S, type R/W | , offset 0x4 | 41C, reset 0 | 0000.000 | 0 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | DEVMODOTG | DEVMOD |
| USBVDC, | type R/W, | offset 0x43 | 30, reset 0x | 0000.0000 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | \ (D==:: |
| HOD! (D.C. | DID 4: - | 0 -66 | 104 | 00000 000 | | | | | | | | | | | VBDEN |
| OSBADCI | KIS, type R | υ, oπset 0: | x434, reset | UXUUU0.00(| JU | | | | | | | | | | |
| | | | | | | | | | | | | | | | VD |
| IISB//DCI | M type PA | V offeet for | (438, reset | 0×0000 000 | 10 | | | | | | | | | | ۷۵ |
| CODVDCI | , type K/V | , onset ux | Ju, reset | | ,,, | | | | | | | | | | |
| | | | | | | | | | | | | | | | VD |
| USBVDCI | SC. type P | W. offset f |)x43C, rese | t OxOOOO O | 000 | | | | | | | | | | |
| | Joo, type K | -v, onset u | ,, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, | . 5,5500.00 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | VD |
| | | | | | | | | | | | | | | | ,,, |

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|-------------|-------------|--------------|--------------|---------------|-----|------|-----|--------|-----|---------------------|--------------|---------------|----------------|------------------|---------------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| USBIDVRI | S, type RO | , offset 0x4 | 444, reset 0 | 0x0000.0000 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | ID |
| USBIDVIM | , type R/W, | offset 0x4 | 148, reset 0 | x0000.0000 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | ID |
| USBIDVIS | C, type R/V | V1C, offset | t 0x44C, res | set 0x0000.00 | 000 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | ID |
| USBDMAS | SEL, type R | /W, offset | 0x450, rese | et 0x0033.221 | 11 | | | | | | | | | | |
| | | | | | | | | | DM | ACTX | | | DMA | CRX | |
| | DMA | BTX | | | DM | ABRX | | | DM. | AATX | | | DMA | ARX | |
| Analog | Compar | ators | | | | | | | | | | | | | |
| _ | 003.C000 | | | | | | | | | | | | | | |
| | | | 00, reset 0x | x0000.0000 | | | | | | | | | | | |
| | , | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | IN1 | IN0 |
| ACRIS. tvr | oe RO. offs | et 0x004 r | reset 0x000 | 0.0000 | | | | | | | | | | | |
| , ., | , 0113 | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | IN1 | IN0 |
| ACINTEN | type R/W | offeet OvO | 08, reset 0x | ,0000 0000 | | | | | | | | | | | |
| ACINTEN, | type R/vv, | Oliset Oxot | UG, TESEL UX | .0000.0000 | | | | | | | | | | | |
| | | | | | | | | | | | | | | IN1 | IN0 |
| AODEEOT | 1. 4 D04 | V - 65 4 O- | -040 | 00000 0000 | | | | | | | | | | IINI | IINU |
| ACREFUI | L, type R/W | v, omset ux | (U1U, reset | 0x0000.0000 | | | | | | | | I | | | |
| | | | | | | EN | DNO | | | | | | \/0 |) | |
| | | | | | | EN | RNG | | | | | | VH | REF | |
| ACSTATO, | type RO, o | offset 0x02 | 0, reset 0x0 |)000.0000 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | OVAL | |
| ACSTAT1, | type RO, o | offset 0x04 | 0, reset 0x0 | 0000.0000 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | OVAL | |
| ACCTL0, t | ype R/W, o | ffset 0x024 | 4, reset 0x0 | 0000.0000 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | TOEN | AS | RCP | | TSLVAL | TS | SEN | ISLVAL | IS | EN | CINV | |
| ACCTL1, t | ype R/W, o | ffset 0x04 | 4, reset 0x0 | 0000.0000 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | TOEN | AS | RCP | | TSLVAL | TS | SEN | ISLVAL | IS | EN | CINV | |
| Pulse W | /idth Mo | dulator | (PWM) | | | | | | | | | | | | |
| | 002.8000 | | , | | | | | | | | | | | | |
| PWMCTL, | type R/W, | offset 0x00 | 00, reset 0x | 0000.0000 | | | | | | | | | | | |
| , | . , | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | GLOBALSYNC2 | GLOBALSYNC1 | GLOBALSYNO |
| PWMSYNO | C, type R/W | /, offset 0x | 004, reset (| 0x0000.0000 | | | | | | | | ı | | 1 | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | SYNC2 | SYNC1 | SYNC0 |
| PWMENAF | BLE, type R | R/W, offset | 0x008. res | et 0x0000.00 | 00 | | | | | | | | | | |
| | , .ypu i | , 511061 | | | | | | | | | | | | | |
| | | | | | | | | | | PWM5EN | PWM4FN | PWM3EN | PWM2FN | PWM1FN | PWMOEN |
| DWWINY. | DT tuno P | W offers | 0×00C ===== | t 0×0000 000 | 10 | | | | | . TVIVIOLIN | . VVIVI-TLIN | I TAMBLIN | . TTIVIZLIN | . TVIVITLIN | . TVIVIOLI |
| - VVIVIINVE | κι, type R/ | vv, onset (| JAUUC, rese | et 0x0000.000 | ,,, | | | | | | | | | | |
| | | | | | | | | | | D) A /A / C / L / L | DIAMACE II | DIAMACIA II 1 | DIA/A 4015 B 1 | D\A/\ 44'\\ \\ 1 | DIA / 1011 11 |
| | | | | | | | | | | PWM5INV | PVVM4INV | PWM3INV | PWW2INV | PWM1INV | PWW0IN/ |

| | | | 0.5 | l e= | | | 6: | | | | 0.5 | 1.2 | 4.5 | 4- | - 45 |
|------------|--|---------------|--------------|-------------|-----------|--------------|-----------|-----|------|-------------|-------------|--------------|--------------|------------|-------------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| PWWFAU | LT, type R/\ | N, offset ux | tu1u, reset | UXUUUU.UUL | 10 | | | | | | | | | | |
| | | | | | | | | | | FAULT5 | FAULT4 | FAULT3 | FAULT2 | FAULT1 | FAULT0 |
| PWMINTE | EN, type R/V | N offset Ox | 014 reset | 0×0000 000 | 10 | | | | | 1710210 | TAGET | 1710210 | TAGETE | 1710211 | TAGETO |
| | in, type ret | ., 011001 02 | 14, 10001 | | | | | | | | | INTFAULT3 | INTFAULT2 | INTFAULT1 | INTFAULT0 |
| | | | | | | | | | | | | IIIIII NOLIO | | INTPWM1 | |
| PWMRIS. | type RO, o | ffset 0x018 | . reset 0x0 | 000.0000 | | | | | | | | | | | 1 |
| , | ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, | | , | | | | | | | | | INTFAULT3 | INTFAULT2 | INTFAULT1 | INTFAULT0 |
| | | | | | | | | | | | | | | INTPWM1 | |
| PWMISC, | type R/W10 | C, offset 0x | 01C, reset | 0x0000.000 | 00 | | | | | | | l | | | |
| , | ,, | | , | | | | | | | | | INTFAULT3 | INTFAULT2 | INTFAULT1 | INTFAULT0 |
| | | | | | | | | | | | | | INTPWM2 | INTPWM1 | INTPWM0 |
| PWMSTA | TUS, type R | RO, offset 0 | x020, reset | t 0x0000.00 | 00 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | FAULT3 | FAULT2 | FAULT1 | FAULT0 |
| PWMFAU | LTVAL, typ | e R/W, offs | et 0x024, re | eset 0x0000 | 0.0000 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | PWM5 | PWM4 | PWM3 | PWM2 | PWM1 | PWM0 |
| PWMENU | IPD, type R | /W, offset 0 | x028, reset | t 0x0000.00 | 00 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | ENU | IPD5 | ENU | JPD4 | ENI | JPD3 | ENU | IPD2 | ENU | JPD1 | ENU | JPD0 |
| PWM0CT | L, type R/W | , offset 0x0 | 140, reset 0 | x0000.0000 |) | | | | | | | | | | |
| | | | | | | | | | | | | | LATCH | MINFLTPER | FLTSRC |
| DBFA | LLUPD | DBRIS | SEUPD | DBCT | LUPD | GENI | BUPD | GEN | AUPD | CMPBUPD | CMPAUPD | LOADUPD | DEBUG | MODE | ENABLE |
| PWM1CT | L, type R/W | , offset 0x0 | 80, reset 0 | x0000.0000 |) | | | | | | | | | | |
| | | | | | | | | | | | | | LATCH | MINFLTPER | FLTSRC |
| DBFA | LLUPD | DBRIS | SEUPD | DBCT | LUPD | GEN | BUPD | GEN | AUPD | CMPBUPD | CMPAUPD | LOADUPD | DEBUG | MODE | ENABLE |
| PWM2CT | L, type R/W | , offset 0x0 | C0, reset 0 |)x0000.000 | D | | | | | | | | | | |
| | | | | | | | | | | | | | LATCH | MINFLTPER | |
| | LLUPD | | SEUPD | | LUPD | GENI | BUPD | GEN | AUPD | CMPBUPD | CMPAUPD | LOADUPD | DEBUG | MODE | ENABLE |
| PWM0INT | EN, type R | /W, offset 0 | x044, rese | t 0x0000.00 | 100 | | | | | | | 1 | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | TRONTLOAD | TRONIZERO | | | INTCMPBD | INTCMPBU | INTCMPAD | INTCMPAU | INTCNTLOAD | INTCNTZERO |
| PWM1IN1 | EN, type R | /W, offset 0 | x084, rese | t 0x0000.00 | 100 | | | | | | | | | | |
| | | TDCMDDD | TRCMPBU | TDCMDAD | TDCMDALL | TDOME OAD | TDOMETER | | | INITOMODO | INTOMODIL | INTEMPAD | INITOMPALI | INTONE CAR | N. TOLTTEDO |
| DIAMAGINIT | EN 4 D | | | | | TRONTLOAD | IRCNIZERO | | | INTCMPBD | INTCMPBU | INTCMPAD | INTCIVIPAU | INTCNTLOAD | INTUNIZERO |
| PVVIVIZINI | EN, type R | /ww, onset u | xuc4, rese | | J00 | | | | | | | | | | |
| | | TDCMDDD | TDCMDDI I | TDCMDAD | TDCMDALL | TRONTLOAD | TDCNTZEDO | | | INTOMPRO | INTOMPRIL | INTOMPAD | INTOMPALI | INTCNTLOAD | INTONTZEDO |
| DWMODIS | S, type RO, | | | | TKOWII AO | III.GVIEGI E | польто | | | IIVIOWII BB | IIVIONII BO | III TOWN AB | III TOWII AG | INTONIEGAD | INTONIZENO |
| T WINDING | , type ito, | 011361 0204 | 0, 10301 0 | | | | | | | | | | | | |
| | | | | | | | | | | INTCMPBD | INTCMPBU | INTCMPAD | INTCMPAU | INTCNTLOAD | INTCNTZERO |
| PWM1RIS | S, type RO, | offset 0x08 | 8 reset Ox | 0000 0000 | | | | | | | | | | | |
| | , type ite, | | , 10001 0x | | | | | | | | | | | | |
| | | | | | | | | | | INTCMPBD | INTCMPBU | INTCMPAD | INTCMPAU | INTCNTLOAD | INTCNTZERO |
| PWM2RIS | S, type RO, | offset በአበር | 8. reset 0v | 0000.0000 | | | | | | 1 | | | | | |
| | ., ., ,, | | -, | | | | | | | | | | | | |
| | | | | | | | | | | INTCMPBD | INTCMPBU | INTCMPAD | INTCMPAU | INTCNTLOAD | INTCNTZERO |
| PWMoiso | type R/W | 1C, offset fi | x04C. rese | t 0x0000.00 | 000 | | | | | | | | | | |
| | , -, -, -, -, -, -, -, -, -, -, -, -, -, | ., | , | | - | | | | | | | | | | |
| | | | | | | | | | | INTCMPBD | INTCMPBU | INTCMPAD | INTCMPAU | INTCNTLOAD | INTCNTZERO |
| | | | | | | | | | | | | 1 | | | |

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|---------------|--------------|-------------|---|-------------|------|------|------|----------|------|----------|----------|----------|----------|------------|-----------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| PWM1ISC | type R/W1 | C, offset 0 | x08C, reset | 0x0000.00 | 00 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | INTCMPBD | INTCMPBU | INTCMPAD | INTCMPAU | INTCNTLOAD | INTCNTZER |
| PWM2ISC | type R/W1 | C, offset 0 | x0CC, rese | t 0x0000.00 | 000 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | INTCMPBD | INTCMPBU | INTCMPAD | INTCMPAU | INTCNTLOAD | INTCNTZER |
| PWM0LO. | AD, type R/ | W, offset 0 | x050, reset | 0x0000.000 |)0 | | | | | | | | | | |
| | | | | | | | 1.0 |) AD | | | | | | | |
| PWM1I O | AD, type R/ | W. offset 0 | x090, reset | 0×0000.000 | 00 | | | | | | | | | | |
| | AD, type to | ., 0.1301 0 | 1000,10001 | 0,0000.000 | | | | | | | | | | | |
| | | | | | | | LC |)AD | | | | | | | |
| PWM2LO | AD, type R/ | W, offset 0 | x0D0, reset | 0x0000.00 | 00 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | LC | DAD | | | | | | | |
| РWМ0СО | UNT, type R | O, offset 0 |)x054, reset | 0x0000.00 | 00 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | СО | UNT | | | | | | | |
| PWM1CO | UNT, type R | O, offset 0 |)x094, reset | 0x0000.00 | 00 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | СО | UNT | | | | | | | |
| PWM2CO | UNT, type R | O, offset 0 | 0x0D4, rese | t 0x0000.00 | 00 | | | | | | | | | | |
| | | | | | | | CO | UNT | | | | | | | |
| PWM0CM | PA, type R/ | W offset N | v058 reset | 0×0000 000 | 10 | | | OIVI | | | | | | | |
| 1 1111100111 | i A, type it | vv, onset o | 1000, 10001 | 0,0000.000 | | | | | | | | | | | |
| | | | | | | | CO | I MPA | | | | | | | |
| PWM1CM | PA, type R/ | W, offset 0 | x098, reset | 0x0000.000 | 00 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | СО | MPA | | | | | | | |
| PWM2CM | PA, type R/ | W, offset 0 | x0D8, reset | 0x0000.00 | 00 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | СО | MPA | | | | | | | |
| PWM0CM | PB, type R/ | W, offset 0 | x05C, reset | 0x0000.00 | 00 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | СО | MPB | | | | | | | |
| PWM1CM | PB, type R/ | W, offset 0 | x09C, reset | 0x0000.00 | 00 | | | | | | | | | | |
| | | | | | | | CO | MPB | | | | | | | |
| PWM2CM | PB, type R/ | W. offeat n | xODC reen | t 0x0000 00 | 100 | | | ט ווייו | | | | | | | |
| . *********** | . D, type K | , 0.1361 0 | ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, | . 3,0000.00 | | | | | | | | | | | |
| | | | | | | | CO | l MPB | | | | | | | |
| PWM0GE | NA, type R/ | W, offset 0 | x060, reset | 0x0000.000 | 00 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | ACTO | MPBD | ACTO | MPBU | ACTO | MPAD | ACTO | MPAU | ACTI | _OAD | ACTZ | ZERO |
| PWM1GE | NA, type R/ | W, offset 0 | x0A0, reset | 0x0000.00 | 00 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | ACTO | MPBD | ACTO | MPBU | ACTO | MPAD | ACTO | MPAU | ACTI | OAD | ACTZ | ZERO |
| PWM2GE | NA, type R/ | W, offset 0 | x0E0, reset | 0x0000.00 | 00 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | ACTC | MPBD | ACTO | MPBU | ACTO | MPAD | ACTO | MPAU | ACTI | LOAD | ACTZ | ZERO |

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|--------------|---|-------------|--------------|-----------------|--------|------|-------|-------|--------|--------|--------|--------|--------|--------|--------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| PWM0GE | NB, type R/ | W, offset 0 | 0x064, rese | t 0x0000.00 | 00 | | | | | | | 1 | | | |
| | | | | AOTO | MDDD | 4070 | MDDII | AOTO | MDAD | AOTO | MADALL | 4.071 | CAD | 4.07 | 7500 |
| D147440E | ND 4 D | | | 1 | MPBD | ACTC | MPBU | ACTO | MPAD | ACTO | MPAU | ACTI | LOAD | ACTZ | ZERO |
| PWM1GE | NB, type R/ | W, offset C | IXUA4, rese | t 0x0000.00 | J00 | | | | | | | I | | | |
| | | | | ACTO | MPBD | ACTC | MDDLI | ACTO | :MPAD | ACTO | MPAU | ACTI | _OAD | ACT | ZERO |
| DWM2CE | NB, type R/ | W offeet (|)×0E4 roos | | | ACTO | WIFBO | ACTO | IVIFAD | ACTO | AVIFAU | ACTI | LOAD | ACTZ | LIKO |
| PVVIVIZGE | ND, type K | vv, onset c | 7XUE4, 1656 | | ,00 | | | | | | | | | | |
| | | | | ACTO | MPBD | ACTC | MPRU | ACTO | MPAD | ACTO | MPAU | ACTI | _OAD | ACT | ZERO |
| PWM0DB | CTL, type F | R/W. offset | 0x068. res | | | | | | | | | | | | |
| | ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | ENABLE |
| PWM1DB | CTL, type F | R/W, offset | 0x0A8, res | et 0x0000.0 | 0000 | | | | | | | | | | |
| | , ,, | , | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | ENABLE |
| PWM2DB | CTL, type F | R/W, offset | 0x0E8, res | et 0x0000.0 | 0000 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | ENABLE |
| PWM0DB | RISE, type | R/W, offse | t 0x06C, re: | set 0x0000. | 0000 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | RISEI | DELAY | | | | | |
| PWM1DB | RISE, type | R/W, offse | t 0x0AC, re | set 0x0000 | .0000 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | RISEI | DELAY | | | | | |
| PWM2DB | RISE, type | R/W, offse | t 0x0EC, re | set 0x0000. | .0000 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | RISEI | DELAY | | | | | |
| PWM0DB | FALL, type | R/W, offse | t 0x070, re | set 0x0000. | 0000 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | FALLI | DELAY | | | | | |
| PWM1DB | FALL, type | R/W, offse | t 0x0B0, re | set 0x0000 | .0000 | | | 1 | | | | | | | |
| | | | | | | | | | | DEL AV | | | | | |
| D14440DD | =411.4 | D.044 .55 | | | | | | | FALLI | DELAY | | | | | |
| PWM2DB | FALL, type | R/W, offse | t uxuru, re | set uxuuuu. | .0000 | | | | | | | I | | | |
| | | | | | | | | | EALLI | DELAY | | | | | |
| DWM0EI T | rsrco, type | D/M offe | ot 0×074 re | neat Ov0000 | 0000 | | | | IALLI | DLLAI | | | | | |
| F VVIVIOI LI | i Sicco, type | itav, ons | et 0x074, 10 | | | | | | | | | | | | |
| | | | | | | | | | | | | FAULT3 | FAULT2 | FAULT1 | FAULT0 |
| PWM1FI1 | ISRC0, type | R/W. offs | et 0x0B4. r | eset 0x000 | 0.0000 | | | | | | | 1323 | 52.12 | 52.1 | |
| | , ., ,, | , 0.10 | .,,. | | | | | | | | | | | | |
| | | | | | | | | | | | | FAULT3 | FAULT2 | FAULT1 | FAULT0 |
| PWM2FL1 | ISRC0, type | R/W, offs | et 0x0F4, re | eset 0x0000 | 0.0000 | | | | | | | 1 | 1 | 1 | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | FAULT3 | FAULT2 | FAULT1 | FAULT0 |
| PWM0FLT | TSRC1, type | R/W, offs | et 0x078, re | eset 0x0000 | 0.0000 | | | | | | | | 1 | 1 | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | DCMP7 | DCMP6 | DCMP5 | DCMP4 | DCMP3 | DCMP2 | DCMP1 | DCMP0 |
| PWM1FLT | TSRC1, type | R/W, offs | et 0x0B8, r | eset 0x0000 | 0.0000 | | | | | 1 | | | 1 | 1 | 1 |
| | | | | | | | | | | | | | | | |
| | | | | | | | | DCMP7 | DCMP6 | DCMP5 | DCMP4 | DCMP3 | DCMP2 | DCMP1 | DCMP0 |
| | | | | | | | | | | | | | | | |

| | | | | | | | | 1 | | | | | | | |
|-----------|---|-------------|---------------|--------------|----------|------|------|--------|-------|-------|---------|---------|---------|-----------|--------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| PWM2FLT: | SRC1, type | R/W, offs | et 0x0F8, re | set 0x0000 | .0000 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | DCMP7 | DCMP6 | DCMP5 | DCMP4 | DCMP3 | DCMP2 | DCMP1 | DCMP0 |
| PWM0MIN | FLTPER, ty | pe R/W, o | ffset 0x07C, | , reset 0x00 | 000.000 | | | 1 | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | - N | 1FP | | | | | | | |
| PWM1MIN | FLTPER, ty | pe R/W, o | ffset 0x0BC | , reset 0x0 | 000.0000 | | | 1 | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | - N | 1FP | | | | | | | |
| PWM2MIN | FLTPER, ty | pe R/W, o | ffset 0x0FC, | , reset 0x0 | 000.000 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | - N | 1FP | | | | | | | |
| PWM0FLT: | SEN, type F | R/W, offse | t 0x800, rese | et 0x0000.0 |)000 | | | 1 | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | FAULT3 | FAULT2 | FAULT1 | FAULT0 |
| PWM1FLT: | SEN, type F | R/W, offse | t 0x880, res | et 0x0000.0 |)000 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | FAULT3 | FAULT2 | FAULT1 | FAULT0 |
| PWM2FLT: | SEN, type F | R/W, offse | t 0x900, res | et 0x0000.0 |)000 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | FAULT3 | FAULT2 | FAULT1 | FAULT0 |
| PWM3FLT: | SEN, type F | R/W, offse | t 0x980, res | et 0x0000.0 | 0000 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | FAULT3 | FAULT2 | FAULT1 | FAULT0 |
| PWM0FLT: | STAT0, type | e -, offset | 0x804, reset | t 0x0000.00 |)00 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | FAULT3 | FAULT2 | FAULT1 | FAULT0 |
| PWM1FLT: | STAT0, type | e -, offset | 0x884, reset | t 0x0000.00 |)00 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | FAULT3 | FAULT2 | FAULT1 | FAULT0 |
| PWM2FLT | STAT0, type | e -, offset | 0x904, reset | t 0x0000.00 |)00 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | FAULT3 | FAULT2 | FAULT1 | FAULT0 |
| PWM0FLT: | STAT1, typ | e -, offset | 0x808, reset | t 0x0000.00 |)00 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | DCMP7 | DCMP6 | DCMP5 | DCMP4 | DCMP3 | DCMP2 | DCMP1 | DCMP0 |
| PWM1FLT | STAT1, typ | e -, offset | 0x888, reset | t 0x0000.00 |)00 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | DCMP7 | DCMP6 | DCMP5 | DCMP4 | DCMP3 | DCMP2 | DCMP1 | DCMP0 |
| PWM2FLT | STAT1, typ | e -, offset | 0x908, reset | t 0x0000.00 |)00 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | DCMP7 | DCMP6 | DCMP5 | DCMP4 | DCMP3 | DCMP2 | DCMP1 | DCMP0 |
| | ture Enc | | terface (C | QΕI) | | | | | | | | | | | |
| | | |), reset 0x00 | 000.000 | | | | | | | | | | | |
| | | | | | | | | | | | | | FILT | CNT | |
| | | FILTEN | STALLEN | INVI | INVB | INVA | | VELDIV | | VELEN | RESMODE | CAPMODE | SIGMODE | SWAP | ENABLE |
| QEISTAT 1 | type RO. of | | 4, reset 0x00 | | | | | | | | | | | | |
| | ., , | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | DIRECTION | ERROR |
| QEIPOS to | vpe R/W. of | ffset 0x00 | 8, reset 0x00 | 000.000 | | | | | | | | | | | |
| 00, (| ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, | | ., | | | | PO9 | SITION | | | | | | | |
| | | | | | | | | SITION | | | | | | | |
| | | | | | | | 1 00 | | | | | | | | |

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|------------|------------------|--------------|--------------|------------|-----|----|------|------|----|----|----|----------|--------|----------|----------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| QEIMAXP | OS, type R | W, offset 0 | 0x00C, rese | t 0x0000.0 | 000 | | | 1 | | | | | | | |
| | , . . | <u> </u> | <u> </u> | | | | MAX | (POS | | | | | | | |
| | | | | | | | | (POS | | | | | | | |
| OFIL OAD | tyne R/W | offset 0x0 | 10, reset 0x | 0000.0000 | | | | | | | | | | | |
| Q, | , ., p o, | | , | | | | 1.0 | DAD | | | | | | | |
| | | | | | | | |)AD | | | | | | | |
| OFITIME | tyne BO o | ffeet NyN1A | , reset 0x00 | 000 0000 | | | | | | | | | | | |
| SELLINE, | type NO, 0 | 11361 UAU 14 | , 18361 0301 | | | | TI | ME | | | | | | | |
| | | | | | | | | ME | | | | | | | |
| OFIOOUN | T 4 DO | - ff 4 O O | 40 40- | -0000 0000 | | | - 11 | IVIC | | | | | | | |
| QEICOUN | i, type RO, | onset uxu | 18, reset 0x | KUUUU.UUUU | | | | | | | | | | | |
| | | | | | | | | UNT | | | | | | | |
| | | | | | | | CO | UNT | | | | | | | |
| QEISPEED | O, type RO, | offset 0x0 | 1C, reset 0 | x0000.0000 | | | | | | | | | | | |
| | | | | | | | | EED | | | | | | | |
| | | | | | | | SP | EED | | | | | | | |
| QEIINTEN | , type R/W, | offset 0x0 | 20, reset 0> | c0000.0000 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | INTERROR | INTDIR | INTTIMER | INTINDEX |
| QEIRIS, ty | pe RO, off | set 0x024, | reset 0x000 | 0.0000 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | INTERROR | INTDIR | INTTIMER | INTINDEX |
| QEIISC, ty | pe R/W1C, | offset 0x0 | 28, reset 0> | (0000.0000 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | INTERROR | INTDIR | INTTIMER | INTINDEX |

D Ordering and Contact Information

D.1 Ordering Information




Table D-1. Part Ordering Information

| Orderable Part Number | Description |
|-----------------------|--|
| LM3S5P56-IQR80-C0 | Stellaris® LM3S5P56 Microcontroller Industrial Temperature 64-pin LQFP |
| LM3S5P56-IQR80-C0T | Stellaris® LM3S5P56 Microcontroller Industrial Temperature 64-pin LQFP |
| | Tape-and-reel |

D.2 Part Markings

The Stellaris[®] microcontrollers are marked with an identifying number. This code contains the following information:

- The first line indicates the part number. In the example figure below, this is the LM3S6965.
- The first seven characters in the second line indicate the temperature, package, speed, and revision. In the example figure below, this is an Industrial temperature (I), 100-pin LQFP package (QC), 50-MHz (50), revision A2 (A2) device.
- The remaining characters contain internal tracking numbers.



D.3 Kits

The Stellaris[®] Family provides the hardware and software tools that engineers need to begin development quickly.

- Reference Design Kits accelerate product development by providing ready-to-run hardware and comprehensive documentation including hardware design files:
 - http://www.luminarymicro.com/products/reference design kits/
- Evaluation Kits provide a low-cost and effective means of evaluating Stellaris[®] microcontrollers before purchase:
 - http://www.luminarymicro.com/products/kits.html
- Development Kits provide you with all the tools you need to develop and prototype embedded applications right out of the box:
 - http://www.luminarymicro.com/products/development_kits.html

See the website for the latest tools available, or ask your distributor.


D.4 Support Information


For support on Stellaris® products, contact:


support_lmi@ti.com

E Package Information

Figure E-1. 64-Pin LQFP Package







Note: The following notes apply to the package drawing.

1. All dimensions shown in mm.

- 2. Dimensions shown are nominal with tolerances indicated.
- 3. Foot length 'L' is measured at gage plane 0.25 mm above seating plane.
- 4. L/F: Eftec 64T Cu or equivalent, 0.127mm (0.005") thick.

| В | Body +2.00 mm Footprint, 1.4 mm package thickness | | | | | | | | | | |
|----------------|---|---------------------|--|--|--|--|--|--|--|--|--|
| Symbols | Leads | 64L | | | | | | | | | |
| A | Max. | 1.60 | | | | | | | | | |
| A ₁ | - | 0.05 Min./0.15 Max. | | | | | | | | | |
| A ₂ | ±0.05 | 1.40 | | | | | | | | | |
| D | ±0.20 | 12.00 | | | | | | | | | |
| D ₁ | ±0.10 | 10.00 | | | | | | | | | |
| E | ±0.20 | 12.00 | | | | | | | | | |
| E ₁ | ±0.10 | 10.00 | | | | | | | | | |
| L | +0.15/-0.10 | 0.60 | | | | | | | | | |
| е | Basic | 0.50 | | | | | | | | | |
| b | ±0.05 | 0.22 | | | | | | | | | |
| θ | - | 0°-7° | | | | | | | | | |
| ddd | Max. | 0.08 | | | | | | | | | |
| ccc | Max. | 0.08 | | | | | | | | | |
| JEDEC Re | JEDEC Reference Drawing | | | | | | | | | | |
| Variation | Variation Designator | | | | | | | | | | |

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Applications Products Amplifiers amplifier.ti.com Audio www.ti.com/audio Data Converters Automotive www.ti.com/automotive dataconverter.ti.com DLP® Products Broadband www.dlp.com www.ti.com/broadband DSP Digital Control dsp.ti.com www.ti.com/digitalcontrol Clocks and Timers www.ti.com/clocks Medical www.ti.com/medical Military Interface www.ti.com/military interface.ti.com Optical Networking Logic logic.ti.com www.ti.com/opticalnetwork Power Mgmt power.ti.com Security www.ti.com/security Telephony Microcontrollers microcontroller.ti.com www.ti.com/telephony Video & Imaging www.ti-rfid.com www.ti.com/video RF/IF and ZigBee® Solutions www.ti.com/lprf Wireless www.ti.com/wireless

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2009, Texas Instruments Incorporated