

3.3-V CAN TRANSCEIVER

FEATURES

- Bus-Pin Fault Protection Exceeds ±36 V
- Bus-Pin ESD Protection Exceeds 16-kV Human Body Model (HBM)
- Compatible With ISO 11898
- Signaling Rates⁽¹⁾ up to 1 Mbps
- Extended -7-V to 12-V Common-Mode Range
- High-Input Impedance Allows for 120 Nodes
- LVTTL I/Os Are 5-V Tolerant
- Adjustable Driver Transition Times for Improved Signal Quality
- Unpowered Node Does Not Disturb the Bus
- Low-Current Standby Mode . . . 200 μA Typical
- Power-Up/Down Glitch-Free Bus Inputs and Outputs
 - High Input Impedance With Low V_{CC}
 - Monolithic Output During Power Cycling
- Loopback for Diagnostic Functions Available
- DeviceNet™ Vendor ID #806
- (1) The signaling rate of a line is the number of voltage transitions that are made per second expressed in the units bps (bits per second).

APPLICATIONS

- Down-Hole Drilling
- High Temperature Environments
- Industrial Automation
 - DeviceNet™ Data Buses
 - Smart Distributed Systems (SDS™)
- SAE J1939 Data Bus Interface
- NMEA 2000 Data Bus Interface
- ISO 11783 Data Bus Interface
- CAN Data Bus Interface

SUPPORTS EXTREME TEMPERATURE APPLICATIONS

- Controlled Baseline
- One Assembly/Test Site
- One Fabrication Site
- Available in Extreme (-55°C/210°C)
 Temperature Range⁽¹⁾
- Extended Product Life Cycle
- Extended Product-Change Notification
- Product Traceability
- Texas Instruments high temperature products utilize highly optimized silicon (die) solutions with design and process enhancements to maximize performance over extended temperatures.

DESCRIPTION/ORDERING INFORMATION

The SN65HVD233 is used in applications employing the controller area network (CAN) serial communication physical layer in accordance with the ISO 11898 standard, with the exception that the thermal shutdown is removed. As a CAN transceiver, the device provides transmit and receive capability between the differential CAN bus and a CAN controller, with signaling rates up to 1 Mbps.

Designed for operation in especially harsh environments, the device features cross wire, overvoltage, and loss-of-ground protection to ± 36 V, with common-mode transient protection of ± 100 V. This device operates over a -7-V to 12-V common-mode range with a maximum of 60 nodes on a bus.

If the common-mode range is restricted to the ISO 11898 standard range of -2 V to 7 V, up to 120 nodes may be connected on a bus. This transceiver interfaces the single-ended CAN controller with the differential CAN bus found in industrial, building automation, and automotive applications.

(1) Custom temperature ranges available

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

DeviceNet is a trademark of Open DeviceNet Vendor Association.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

DESCRIPTION/ORDERING INFORMATION (CONTINUED)

 R_S (pin 8) provides for three modes of operation: high-speed, slope control, or low-power standby mode. The high-speed mode of operation is selected by connecting R_S directly to ground, allowing the driver output transistors to switch on and off as fast as possible with no limitation on the rise and fall slope. The rise and fall slope can be adjusted by connecting a resistor to ground at R_S , since the slope is proportional to the pin's output current. Slope control is implemented with a resistor value of 10 k Ω to achieve a slew rate of \approx 15 V/ μ s, and a value of 100 k Ω to achieve \approx 2.0 V/ μ s slew rate. For more information about slope control, refer to the application information section.

The SN65HVD233 enters a low-current standby mode, during which the driver is switched off and the receiver remains active if a high logic level is applied to R_S . The local protocol controller reverses this low-current standby mode when it needs to transmit to the bus.

A logic high on the loopback (LBK, pin 5) of the SN65HVD233 places the bus output and bus input in a high-impedance state. The remaining circuit remains active and available for the driver to receiver loopback, self-diagnostic node functions without disturbing the bus.

AVAILABLE OPTIONS


| PART NUMBER | LOW-POWER MODE | SLOPE CONTROL | DIAGNOSTIC LOOPBACK | AUTOBAUD LOOPBACK |
|-----------------|---------------------|------------------|------------------------|----------------------|
| SN65HVD233SJD | 200-μA standby mode | Adjustable | Yes | No |
| SN65HVD233SKGDA | 200-μA standby mode | Adjustable | Yes | No |

ORDERING INFORMATION(1)

| PACKAGE (JD) ⁽²⁾ | TOP-SIDE MARKING |
|-----------------------------|------------------|
| SN65HVD233SJD | SN65HVD233SJD |
| PACKAGE (BARE DIE) (2) | |
| SN65HVD233SKGDA | |

- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at www.ti.com.
- (2) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.


FUNCTIONAL BLOCK DIAGRAM



Submit Documentation Feedback

BARE DIE INFORMATION


| DIE THICKNESS | BACKSIDE FINISH | BACKSIDE POTENTIAL | BOND PAD METALLIZATION COMPOSITION |
|---------------|------------------------|-----------------------|------------------------------------|
| 15 mm | Silicon with backgrind | GND | Al-Si-Cu (0.5%) |



Bond Pad Coordinates in Microns - Rev A


| DISCRIPTION | PAD NUMBER | а | b | С | d |
|-------------|------------|---------|----------|---------|---------|
| D | 1 | 86.40 | 157.85 | 203.40 | 274.85 |
| GND | 2 | 1035.05 | 69.75 | 1150.05 | 184.75 |
| GND | 3 | 1168.15 | 69.75 | 1283.15 | 184.75 |
| VCC | 4 | 1572.05 | 51.85 | 1687.05 | 166.85 |
| VCC | 5 | 1711.95 | 51.85 | 1826.95 | 166.85 |
| R | 6 | 2758.85 | 237.65 | 2873.85 | 352.65 |
| LBK | 7 | 2774.25 | 1429.985 | 2889.25 | 1544.95 |
| CANL | 8 | 1549.90 | 1544.95 | 1664.90 | 1659.95 |
| CANH | 9 | 1351.45 | 1544.95 | 1466.45 | 1659.95 |
| RS | 10 | 83.50 | 1429.95 | 198.50 | 1544.95 |








DEVICE INFORMATION



EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS



Copyright © 2008, Texas Instruments Incorporated

Submit Documentation Feedback



FUNCTION TABLES(1)

(1) H = high level, L = low level, Z = high impedance, X = irrelevant, ? = indeterminate

| | DRIVER | | | | | | | | |
|-----------|-----------|-----------------------|---------------------|---------|-----------|--|--|--|--|
| | INPUTS | | | OUTPUTS | | | | | |
| D | LBK | R _s | CANH CANL BUS STATE | | | | | | |
| X | Х | >0.75 V _{CC} | Z | Z | Recessive | | | | |
| L | L or open | <0.22 V | Н | L | Dominant | | | | |
| H or open | Х | ≤0.33 V _{CC} | Z | Z | Recessive | | | | |
| X | Н | ≤0.33 V _{CC} | Z | Z | Recessive | | | | |

| | RECEIVER | | | | | | | | |
|-----------|------------------------------------|-----------|-----------|---|--|--|--|--|--|
| | INPUTS | | | | | | | | |
| BUS STATE | $V_{ID} = V_{(CANH)} - V_{(CANL)}$ | LBK | D | R | | | | | |
| Dominant | V _{ID} ≥ 0.9 V | L or open | Х | L | | | | | |
| Recessive | V _{ID} ≤ 0.5 V or open | L or open | H or open | Н | | | | | |
| ? | 0.5 V < V _{ID} < 0.9 V | L or open | H or open | ? | | | | | |
| X | X | Н | L | L | | | | | |
| X | X | | Н | Н | | | | | |

ABSOLUTE MAXIMUM RATINGS(1) (2)

over operating free-air temperature range (unless otherwise noted)

| | | | | VALUE | UNIT |
|----------|---------------------------|--|---------------------|-----------|------|
| V_{CC} | Supply voltage range | | | -0.3 to 7 | V |
| | Voltage range at any bu | s terminal (CANH or CANL) | | -36 to 36 | V |
| | Voltage input range, trai | -100 to 100 | V | | |
| VI | Input voltage range (D, | R, R _S , LBK) | -0.5 to 7 | V | |
| Io | Receiver output current | | | -10 to 10 | mA |
| | | Human-Body Model (HBM) ⁽³⁾ | CANH, CANL, and GND | 16 | |
| | Electrostatic discharge | numan-body Model (HBM) | All pins | 3 | kV |
| | | Charged-Device Mode (CDM) ⁽⁴⁾ | All pins | 1 | |

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

| | | | T _A = −55°C | to 210°C | UNIT | |
|-----------------|---|-----------------------|------------------------|----------|------|--|
| | | | MIN | MAX | UNII | |
| V _{CC} | Supply voltage | | 3 | 3.6 | V | |
| | Voltage at any bus terminal (separa | ately or common mode) | -7 | 3 3.6 | V | |
| V_{IH} | High-level input voltage | D, LBK | 2 | 5.5 | V | |
| V _{IL} | Low-level input voltage | D, LBK | 0 | 0.8 | V | |
| V _{ID} | Differential input voltage | | -6 | 6 | V | |
| | Resistance from R _S to ground | | 0 | 100 | kΩ | |
| $V_{I(Rs)}$ | Input voltage at R _S for standby | | 0.75 V _{CC} | 5.5 | V | |
| | Lligh level cutout current | Driver | -50 | | A | |
| I _{OH} | High-level output current | Receiver | -10 | | mA | |
| | Low lovel output ourrent | Driver | | 50 | mA | |
| I _{OL} | Low-level output current | Receiver | | 10 | | |
| TJ | Operating junction temperature | | | 212 | °C | |
| T _A | Operating free-air temperature ⁽¹⁾ | | -55 | 210 | °C | |

⁽¹⁾ Maximum free-air temperature operation is allowed as long as the device maximum junction temperature is not exceeded.

⁽²⁾ All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.

⁽³⁾ Tested in accordance with JEDEC Standard 22, Test Method A114-A.

⁽⁴⁾ Tested in accordance with JEDEC Standard 22, Test Method C101.



DRIVER ELECTRICAL CHARACTERISTICS

over operating free-air temperature range (unless otherwise noted)

| | PARAMETER | | TEST CONDITIONS | T _A = - | 55°C to 1 | 125°C | $T_A = 210^{\circ}C^{(1)}$ | | | LINUT | |
|---|---|---|-----------------|---|-----------|-------|----------------------------|------|------|---|------|
| | | | | TEST CONDITIONS | MIN | TYP | MAX | MIN | TYP | MAX | UNII |
| V | Bus outpu | ıt voltage | CANH | D = 0 V, R _S = 0 V, | 2.45 | | V _{CC} | 2.45 | | V_{CC} | V |
| $V_{O(D)}$ | (dominant | :) | CANL | See Figure 2 and Figure 3 | 0.5 | | 1.25 | 0.5 | | 1.25 | V |
| Vo | Bus outpu | ıt voltage | CANH | D = 3 V, R _S = 0 V, | | 2.3 | | | 2.3 | | V |
| v _O | (recessive | e) | CANL | See Figure 2 and Figure 3 | | 2.3 | | | 2.3 | | V |
| V | Differentia | al output vo | ltage | D = 0 V, R _S = 0 V, See Figure 2 and Figure 3 | 1.5 | 2 | 3 | 1.4 | 1.75 | 3 | V |
| $V_{OD(D)}$ | (Dominan | t) | | D = 0 V, R _S = 0 V, See Figure 3 and Figure 4 | 1.1 | 2 | 3 | 1.1 | 1.47 | 3 | V |
| V _{OD} Differential output voltage (Recessive) | | D = 3 V, R _S = 0 V, See Figure 2 and Figure 3 | -120 | | 12 | -120 | | 12 | mV | | |
| | (Recessiv | e) | | $D = 3 \text{ V}, R_S = 0 \text{ V}, \text{ No load}$ | -0.5 | | 0.05 | -0.5 | | V _{CC} 1.25 V 3 V 3 12 mV 1.2 V 30 μA 30 μA 250 μA 600 μA 6 mA | V |
| V _{OC(pp)} | Peak-to-peak common-mode output voltage | | on-mode | See Figure 10 | | 1 | | | 1 | | V |
| I _{IH} | High-level current | input | D, LBK | D = 2 V | -30 | | 30 | -30 | | 30 | μΑ |
| I _{IL} | Low-level current | input | D, LBK | D = 0.8 V | -30 | | 30 | -30 | | 30 | μΑ |
| | | | | V _{CANH} = -7 V, CANL open, See Figure 13 | -250 | | | -250 | | | |
| | Short aire | uit outout o | urront | V _{CANH} = 12 V, CANL open, See Figure 13 | | | 1 | | | 30 μA 30 μA | |
| l _{os} | Short-circ | uit output c | urreni | V _{CANL} = -7 V, CANH open, See Figure 13 | -1 | | | -1 | | | MA |
| | | | | V _{CANL} = 12 V, CANH open, See Figure 13 | | | 250 | | | 250 | |
| Co | Output capacitance | | | See receiver input capacitance | | | | | | | |
| I _{IRs(s)} | R _S input o | urrent for s | tandby | $R_{S} = 0.75 V_{CC}$ | -10 | | | -10 | | | μΑ |
| | | Standby | | $R_S = V_{CC}$, $D = V_{CC}$, $LBK = 0 V$ | | 200 | 600 | | 400 | 600 | μΑ |
| I _{CC} | Supply current | Dominant | | $D = 0 \text{ V}$, No load, LBK = 0 V, $R_S = 0 \text{ V}$ | | | 6 | | | 6 | mΛ |
| | Janon | Recessive | | D =t V_{CC} , No load, LBK = 0 V, $R_S = 0 \text{ V}$ | | | 6 | | | 6 | ША |

⁽¹⁾ Minimum and maximum parameters are characterized for operation at T_A = 210°C but may not be production tested at that temperature. Production test limits with statistical guardbands are used to ensure high temperature performance.

DRIVER SWITCHING CHARACTERISTICS

over operating free-air temperature range (unless otherwise noted)

| | DADAMETED | TEST COMPITIONS | T _A = - | -55°C to | 125°C | Т | _A = 210°C | ; ⁽¹⁾ | UNIT |
|--------------------|---|---|--------------------|----------|-------|-----|----------------------|------------------|------|
| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | MIN | TYP | MAX | UNII |
| | | R _S = 0 V, See Figure 5 | | 35 | 85 | | 50 | | |
| t _{PLH} | Propagation delay time, low-to-high-level output | R_S with 10 k Ω to ground, See Figure 5 | | 70 | 125 | | 75 | | ns |
| | ion to high lovel edipa. | R_S with 100 k Ω to ground, See Figure 5 | | 500 | 870 | | 500 | | |
| | | R _S = 0 V, See Figure 5 | | 70 | 120 | | 70 | | |
| t _{PHL} | Propagation delay time, high-to-low-level output | R_S with 10 k Ω to ground, See Figure 5 | | 130 | 180 | | 130 | | ns |
| | | R_S with 100 kΩ to ground, See Figure 5 | | 870 | 1200 | | 870 | | |
| | | R _S = 0 V, See Figure 5 | | 35 | | | 9 | | |
| t _{sk(p)} | Pulse skew (t _{PHL} - t _{PLH}) | R_S with 10 k Ω to ground, See Figure 5 | | 60 | | | 35 | | ns |
| | | R_S with 100 k Ω to ground, See Figure 5 | | 370 | | | 475 | 75 | |
| t _r | Differential output signal rise time | D 01/ Can Figure 5 | 20 | | 70 | 20 | | 75 | |
| t _f | Differential output signal fall time | R _S = 0 V, See Figure 5 | 18 | | 70 | 20 | | 75 | ns |
| t _r | Differential output signal rise time | R_S with 10 k Ω to ground, | 30 | | 135 | 30 | | 140 | |
| t _f | Differential output signal fall time | See Figure 5 | 30 | | 135 | 30 | | 140 | ns |
| t _r | Differential output signal rise time | R_S with 100 k Ω to ground, | 250 | | 1400 | 250 | | 1400 | |
| t _f | Differential output signal fall time | See Figure 5 | 350 | | 1400 | 350 | | 1400 | ns |
| t _{en(s)} | Enable time from standby to dominant | See Figure 9 | | 0.6 | 1.5 | | 0.6 | 1.5 | μs |

Minimum and maximum parameters are characterized for operation at T_A = 210°C but may not be production tested at that temperature. Production test limits with statistical guardbands are used to ensure high temperature performance.

Table 1. THERMAL CHARACTERISTICS

| | PARAMETERS | TEST CONDITIONS | MAX | UNIT |
|--------------------|---|--|------|------|
| 0 | Junction-to-ambient thermal resistance ⁽¹⁾ | Low-K ⁽²⁾ board, no air flow | 83.4 | 0000 |
| θ_{JA} | Junction-to-ambient thermal resistance *** | High-K ⁽³⁾ board, no air flow | 64.9 | °C/W |
| θ_{JB} | Junction-to-board thermal resistance | High-K ⁽³⁾ board, no air flow | 27.9 | °C/W |
| θ_{JC} | Junction-to-case thermal resistance | | 6.49 | °C/W |
| P _(AVG) | Average power dissipation | $R_L = 60 \ \Omega, \ R_S = 0 \ V$, input to D a 1-MHz 50% duty cycle square wave, $V_{CC} = 3.3 \ V, \ T_A = 25 ^{\circ}C$ | 114 | mW |

See TI literature number SZZA003 for an explanation of this parameter. JESD51-3 low effective thermal conductivity test board for leaded surface-mount packages.

JESD51-7 high effective thermal conductivity test board for leaded surface-mount packages.



RECEIVER ELECTRICAL CHARACTERISTICS

over operating free-air temperature range (unless otherwise noted)

| | DADAI | AETED | TEST CO | NDITIONS | T _A = - | –55°C to | to 125°C T _A = 210°C ⁽¹⁾ | | C ⁽¹⁾ | LINUT | |
|-------------------|-----------------------------------|--------------------------------|--|---|--------------------|----------|--|-----------------------------|------------------|-------|----|
| | PARA | WEIER | IESI CO | NDITIONS | MIN | TYP | MAX | MIN TYP MAX 600 900 500 725 | UNIT | | |
| V _{IT+} | Positive-q | going input I voltage | | | | 620 | 900 | | 600 | 900 | mV |
| V _{IT} _ | Negative threshold | -going input I voltage | LBK = 0 V, See Table | BK = 0 V, See Table 2 | | 715 | | 500 | 725 | | mV |
| V _{hys} | Hysteres (V _{IT+} – V | is voltage _{IT} _) | | | | | | | 140 | | mV |
| V_{OH} | High-leve | el output voltage | I _O = -4 mA, See Figu | ire 7 | 2.4 | | | 2.4 | | | V |
| V_{OL} | Low-leve | l output voltage | I _O = 4 mA, See Figure | e 7 | | | 0.4 | | | 0.4 | V |
| | | | CANH or CANL = 12 V | | 140 | | 500 | 140 | | 500 | |
| I ₁ | Rue innu | Bus input current | CANH or CANL = 12 V, V _{CC} = 0 V | Other bus pin = 0 V, D = 3 V, LBK = 0 V, | 200 | | 600 | 200 | | 800 | ^ |
| " | bus input current | | CANH or CANL = -7 V | $R_S = 0 \text{ V},$ | -610 | | -150 | -610 | | -150 | μΑ |
| | | | CANH or CANL = -7 V, V _{CC} = 0 V | | -450 | | -130 | -450 | | -130 | |
| C _I | Input cap (CANH o | | Pin to ground, $V_I = 0$. D = 3 V, LBK = 0 V | 4 sin (4E6πt) + 0.5 V, | | 45 | | | 55 | | pF |
| C _{ID} | Differenti capacitar | | Pin to pin, V _I = 0.4 sir D = 3 V, LBK = 0 V | n (4E6πt) + 0.5 V, | | 15 | | | 15 | | pF |
| R _{ID} | Differenti resistanc | | D 2V I DK 2V | | 40 | | 110 | 40 | | 110 | kΩ |
| R _{IN} | Input resistance (CANH or CANL) | | | 20 | | 51 | 18 | | 51 | kΩ | |
| | | Standby | $R_S = V_{CC}, D = V_{CC}, L$ | BK = 0 V | | 200 | 600 | | 400 | 600 | μΑ |
| I _{CC} | Supply current | Dominant | D = 0 V, No load, R _S | = 0 V, LBK = 0 V | | | 6 | | | 6 | A |
| | Janont | Recessive | D = V _{CC} , No load, R _S | = 0 V, LBK = 0 V | | | 6 | | | 6 | mA |

⁽¹⁾ Minimum and maximum parameters are characterized for operation at $T_A = 210^{\circ}\text{C}$ but may not be production tested at that temperature. Production test limits with statistical guardbands are used to ensure high temperature performance.

10

RECEIVER SWITCHING CHARACTERISTICS

over operating free-air temperature range (unless otherwise noted)

| PARAMETER | | TEST CONDITIONS | T _A = - | T _A = -55°C to 125°C | | | $T_A = 210^{\circ}C^{(1)}$ | | |
|--------------------|---|-----------------|--------------------|---------------------------------|-----|-----|----------------------------|-----|------|
| | | TEST CONDITIONS | MIN | TYP | MAX | MIN | TYP | MAX | UNIT |
| t _{PLH} | Propagation delay time, low-to-high-level output | | | 35 | 60 | | 50 | 60 | ns |
| t _{PHL} | Propagation delay time, high-to-low-level output | See Figure 7 | | 35 | 60 | | 45 | 60 | ns |
| t _{sk(p)} | Pulse skew (t _{PHL} - t _{PLH}) | | | 7 | | | 5 | | ns |
| t _r | Output signal rise time | | | 2 | 6.5 | | 6.5 | 8 | ns |
| t _f | Output signal fall time | | | 2 | 6.5 | | 6.5 | 9 | ns |

⁽¹⁾ Minimum and maximum parameters are characterized for operation at T_A = 210°C but may not be production tested at that temperature. Production test limits with statistical guardbands are used to ensure high temperature performance.


DEVICE SWITCHING CHARACTERISTICS

over operating free-air temperature range (unless otherwise noted)

| PARAMETER | | TEST CONDITIONS | T _A = - | T _A = -55°C to 12 | | $T_A = 210^{\circ}C^{(1)}$ | | | LINUT | |
|----------------------|--|--|--------------------|------------------------------|------|----------------------------|-----|------|-------|--|
| | | TEST CONDITIONS | MIN TYP MAX | | MIN | TYP | MAX | UNIT | | |
| t _(LBK) | Loopback delay, driver input to receiver output | See Figure 12 | | 7.5 | 15 | | 12 | 15 | ns | |
| t _(loop1) | Total loop delay, driver input to receiver output, recessive to dominant | R _S = 0 V, See Figure 11 | | 70 | 135 | | 90 | 135 | | |
| | | R_S with 10 k Ω to ground, See Figure 11 | | 105 | 190 | | 115 | 190 | ns | |
| | | R_S with 100 k Ω to ground, See Figure 11 | | 535 | 1000 | | 430 | 1000 | ı | |
| t _(loop2) | Total loop delay, driver input to receiver output, dominant to recessive | R _S = 0 V, See Figure 11 | | 70 | 135 | | 98 | 135 | | |
| | | R_S with 10 k Ω to ground, See Figure 11 | | 105 | 190 | | 150 | 190 | ns | |
| | | R_S with 100 k Ω to ground, See Figure 11 | | 535 | 1100 | | 880 | 1200 | | |

⁽¹⁾ Minimum and maximum parameters are characterized for operation at $T_A = 210^{\circ}$ C but may not be production tested at that temperature. Production test limits with statistical guardbands are used to ensure high temperature performance.





- A. See data sheet for absolute maximum and minimum recommended operating conditions.
- B. Silicon operating life design goal is 10 years at 105°C junction temperature (does not include package interconnect life).

Figure 1. SN65HVD233SJD / SN65HVD233SKGDA Operating Life Derating Chart



PARAMETER MEASUREMENT INFORMATION




Figure 2. Driver Voltage, Current, and Test Definition




Figure 3. Bus Logic State Voltage Definitions





Figure 4. Driver V_{OD}



- A. The input pulse is supplied by a generator having the following characteristics: Pulse repetition rate (PRR) \leq 125 kHz, 50% duty cycle, $t_r \leq$ 6 ns, $t_f \leq$ 6 ns, $Z_O =$ 50 Ω .
- B. C_L includes fixture and instrumentation capacitance.

Figure 5. Driver Test Circuit and Voltage Waveforms



PARAMETER MEASUREMENT INFORMATION (continued)





Figure 6. Receiver Voltage and Current Definitions




- A. The input pulse is supplied by a generator having the following characteristics: Pulse repetition rate (PRR) \leq 125 kHz, 50% duty cycle, $t_r \leq$ 6 ns, $t_f \leq$ 6 ns, $Z_O =$ 50 Ω .
- B. C_L includes fixture and instrumentation capacitance.

Figure 7. Receiver Test Circuit and Voltage Waveforms

INPUT OUTPUT **MEASURED** V_{CANH} R VCANL $|V_{ID}|$ -6.1 V -7 V L 900 mV 12 V 11.1 V L 900 mV V_{OL} -1 V -7 V L 6 V 12 V 6 V L 6 V -6.5 V -7 V Н 500 mV 12 V 11.5 V Н 500 mV -7 V -1 V Н 6 V V_{OH} 6 V 12 V Н 6 V Open Open Н Χ


Table 2. Differential Input Voltage Threshold Test



NOTE: This test is conducted to test survivability only. Data stability at the R output is not specified.


Figure 8. Test Circuit, Transient Over Voltage Test






NOTE: All VI input pulses are supplied by a generator having the following characteristics: tr or tf ≤ 6 ns, pulse repetition rate (PRR) = 125 kHz, 50% duty cycle.

Figure 9. t_{en(s)} Test Circuit and Voltage Waveforms



NOTE: All V_I input pulses are supplied by a generator having the following characteristics: t_r or $t_f \le 6$ ns, pulse repetition rate (PRR) = 125 kHz, 50% duty cycle.


Figure 10. V_{OC(pp)} Test Circuit and Voltage Waveforms



NOTE: All V_I input pulses are supplied by a generator having the following characteristics: t_r or $t_f \le 6$ ns, pulse repetition rate (PRR) = 125 kHz, 50% duty cycle.

Figure 11. t_(loop) Test Circuit and Voltage Waveforms





NOTE: All V_I input pulses are supplied by agenerator having the following characteristics: t_r or $t_f \le 6$ ns, pulse repetition rate (PRR) = 125 kHz, 50% duty cycle.

Figure 12. t_(LBK) Test Circuit and Voltage Waveforms





Figure 13. I_{OS} Test Circuit and Waveforms





The R Output State Does Not Change During Application of the Input Waveform.

| V _{ID} | R1 | R2 |
|-----------------|------|--------------|
| 500 mV | 50 Ω | 280 Ω |
| 900 mV | 50 Ω | 130 Ω |




NOTE: All input pulses are supplied by a generator with f \leq 1.5 MHz.

Figure 14. Common-Mode Voltage Rejection



TYPICAL CHARACTERISTICS




165

220



TYPICAL CHARACTERISTICS (continued)



PREE-AIR TEMPERATURE 2.2 VCC = 3.6 V VCC = 3.3 V VCC = 3 V 1.6 1.7 1.0

TA -- Free-Air Temperature -- Deg C

Figure 20.

-55

37

-55

RECEIVER LOW-TO-HIGH PROPAGATION DELAY





Figure 21.



0 55 110 165

TA -- Free-Air Temperature -- Deg C

Figure 22.

220




TYPICAL CHARACTERISTICS (continued)

DRIVER LOW-TO-HIGH PROPAGATION DELAY vs FREE-AIR TEMPERATURE 55 tPLH -- Driver Low-To_High Propagation Delay -- ns VCC = 3 V 50 VCC = 3.3 V VCC = 3.6 V 45 30 25 -55 221 0 55 110 165 TA -- Free-Air Temperature -- Deg C

DRIVER HIGH-TO-LOW PROPAGATION DELAY vs FREE-AIR TEMPERATURE 60 tPHL -- Driver High-To-Low Propagation Delay -- ns VCC = 3.6 V VCC = 3 VVCC = 3.350 45 40 -55 0 110 165 220 TA -- Free-Air Temperature -- Deg C

Figure 23.



APPLICATION INFORMATION

Diagnostic Loopback

The loopback (LBK) function of the SN65HVD233 is enabled with a high-level input to pin 5. This forces the driver into a recessive state and redirects the data (D) input at pin 1 to the received-data (R) output at pin 4. This allows the host controller to input and read back a bit sequence to perform diagnostic routines without disturbing the CAN bus. A typical CAN bus application is displayed in Figure 26.

If the LBK pin is not used, it may be tied to ground (GND). However, it is pulled low internally (defaults to a low-level input) and may be left open if not in use.




Figure 26. Typical SN65HVD233 Application

ISO 11898 Compliance of SN65HVD230 Family of 3.3-V CAN Transceivers

Introduction

Many users value the low power consumption of operating CAN transceivers from a 3.3-V supply. However, some are concerned about the interoperability with 5-V supplied transceivers on the same bus. This section analyzes this situation to address those concerns.

Differential Signal

CAN is a differential bus where complementary signals are sent over two wires, and the voltage difference between the two wires defines the logical state of the bus. The differential CAN receiver monitors this voltage difference and outputs the bus state with a single-ended output signal.






Figure 27. Typical SN65HVD230 Differential Output Voltage Waveform

The CAN driver creates the difference voltage between CANH and CANL in the dominant state. The dominant differential output of the SN65HVD230 is greater than 1.5 V and less than 3 V across a $60-\Omega$ load. The minimum required by ISO 11898 is 1.5 V and the maximum is 3 V. These are the same limiting values for 5-V supplied CAN transceivers. The bus termination resistors drive the recessive bus state and not the CAN driver.

A CAN receiver is required to output a recessive state with less than 500 mV and a dominant state with more than 900-mV difference voltage on its bus inputs. The CAN receiver must do this with common-mode input voltages from -2 V to 7 V. The SN65HVD230 family receivers meet these same input specifications as 5-V supplied receivers.

Common-Mode Signal

A common-mode signal is an average voltage of the two signal wires that the differential receiver rejects. The common-mode signal comes from the CAN driver, ground noise, and coupled bus noise. Obviously, the supply voltage of the CAN transceiver has nothing to do with noise. The SN65HVD230 family driver lowers the common-mode output in a dominant bit by a couple hundred millivolts from that of most 5-V drivers. While this does not fully comply with ISO 11898, this small variation in the driver common-mode output is rejected by differential receivers and does not affect data, signal noise margins, or error rates.

Interoperability of 3.3-V CAN in 5-V CAN Systems

The 3.3-V-supplied SN65HVD23x family of CAN transceivers are electrically interchangeable with 5-V CAN transceivers. The differential output is the same. The recessive common-mode output is the same. The dominant common-mode output voltage is a couple hundred millivolts lower than 5-V-supplied drivers, while the receivers exhibit identical specifications as 5-V devices.

Electrical interoperability does not assure interchangeability however. Most implementers of CAN buses recognize that ISO 11898 does not sufficiently specify the electrical layer and that strict standard compliance alone does not ensure interchangeability. This comes only with thorough equipment testing.

Bus Cable

ISO 11898 specifies a maximum bus length of 40 m and maximum stub length of 0.3 m with a maximum of 30 nodes. However, with careful design, users can have longer cables, longer stub lengths, and many more nodes to a bus. A large number of nodes requires a transceiver with high input impedance, such as the SN65HVD233.

The standard specifies the interconnect to be a single twisted-pair cable (shielded or unshielded) with $120-\Omega$ characteristic impedance (Z_O). Resistors equal to the characteristic impedance of the line terminate both ends of the cable to prevent signal reflections. Unterminated drop lines (stubs) connecting nodes to the bus should be kept as short as possible to minimize signal reflections.

Slope Control

The rise and fall slope of the SN65HVD233 driver output can be adjusted by connecting a resistor from R_s (pin 8) to ground (GND), or to a low-level input voltage (see Figure 28).

The slope of the driver output signal is proportional to the pin's output current. This slope control is implemented with an external resistor value of 10 k Ω to achieve a \approx 15-V/ μ s slew rate, and up to 100 k Ω to achieve a \approx 2.0- V/ μ s slew rate (see Figure 29). Typical driver output waveforms with slope control are displayed in Figure 30.




Figure 28. Slope Control/Standby Connection to DSP




Figure 29. SN65HVD233 Driver Output Signal Slope vs Slope Control Resistance Value






Figure 30. Typical SN65HVD233 250-kbps Output Pulse Waveforms With Slope Control

STANDBY

If a high-level input (>0.75 V_{CC}) is applied to R_s , the circuit enters a low-current, *listen-only* standby mode, during which the driver is switched off and the receiver remains active. The local controller can reverse this low-power standby mode when the rising edge of a dominant state (bus differential voltage >900 mV typical) occurs on the bus.



www ti com

PACKAGE OPTION ADDENDUM

12-Jan-2009

PACKAGING INFORMATION

| Orderable Device | Status ⁽¹⁾ | Package Type | Package Drawing | Pins P | ackage Qty | Eco Plan ⁽²⁾ | Lead/Ball Finish | MSL Peak Temp ⁽³⁾ |
|------------------|-----------------------|-----------------|--------------------|--------|---------------|-------------------------|------------------|------------------------------|
| SN65HVD233SJD | ACTIVE | CDIP SB | JD | 8 | 1 | TBD | POST-PLATE | N / A for Pkg Type |
| SN65HVD233SKGDA | ACTIVE | XCEPT | KGD | 0 | 650 | TBD | Call TI | N / A for Pkg Type |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

JD (R-CDIP-T**)

CERAMIC SIDE-BRAZE DUAL-IN-LINE PACKAGE

20 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a metal lid.
- D. The terminals are gold plated.
- E. Falls within MIL STD 1835 CDIP2 T8, T14, T16, T18, T20 and T24 respectively.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Applications Products Amplifiers amplifier.ti.com Audio www.ti.com/audio Data Converters Automotive www.ti.com/automotive dataconverter.ti.com DLP® Products Broadband www.dlp.com www.ti.com/broadband DSP Digital Control dsp.ti.com www.ti.com/digitalcontrol Clocks and Timers www.ti.com/clocks Medical www.ti.com/medical Military Interface www.ti.com/military interface.ti.com Optical Networking Logic logic.ti.com www.ti.com/opticalnetwork Power Mgmt power.ti.com Security www.ti.com/security Telephony Microcontrollers microcontroller.ti.com www.ti.com/telephony Video & Imaging www.ti-rfid.com www.ti.com/video RF/IF and ZigBee® Solutions www.ti.com/lprf Wireless www.ti.com/wireless

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2009, Texas Instruments Incorporated