




# 420-MHz HIGH-SPEED CURRENT-FEEDBACK AMPLIFIER

#### **FEATURES**

- High Speed
  - 420 MHz Bandwidth (G = 1, -3 dB)
  - 6500 V/μs Slew Rate
  - 40-ns Settling Time (0.1%)
- High Output Drive, I<sub>O</sub> = 100 mA
- Excellent Video Performance
  - 115 MHz Bandwidth (0.1 dB, G = 2)
  - 0.01% Differential Gain
  - 0.02° Differential Phase
- Low 3-mV (max) Input Offset Voltage
- Very Low Distortion
  - THD = -96 dBc at f = 1 MHz
  - THD = -80 dBc at f = 10 MHz
- · Wide Range of Power Supplies
  - $V_{CC} = \pm 4.5 \text{ V to } \pm 16 \text{ V}$
- Evaluation Module Available

#### **APPLICATIONS**

- Communication
- Imaging
- High-Quality Video





#### **RELATED DEVICES**

THS41011/2	290-MHz VFB High-Speed Amplifier
THS6012	500-mA CFB HIgh-Speed Amplifier
THS6022	250-mA CFB High-Speed Amplifier

#### DESCRIPTION

The THS3001 is a high-speed current-feedback operational amplifier, ideal for communication, imaging, and high-quality video applications. This device offers a very fast  $6500\text{-V/}\mu\text{s}$  slew rate, a 420-MHz bandwidth, and 40-ns settling time for large-signal applications requiring excellent transient response. In addition, the THS3001 operates with a very low distortion of -96 dBc, making it well suited for applications such as wireless communication basestations or ultrafast ADC or DAC buffers.





A

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### **AVAILABLE OPTIONS**(1)

		PACKAGED DEVICE		TRANSPORT MEDIA.	EVALUATION
T <sub>A</sub>	SOIC (D)	MSOP (DGN)	MSOP SYMBOL	QUANTITY	MODULE
	THS3001CD	THS3001CDGN	ADP	Rails, 75	THS3001EVM
0°C to 70°C	THS3001CDR	THS3001CDGNR	ADP	Tape and Reel, 2500	
0.0 10 70.0	THS3001HVCD	THS3001HVCDGN	BNK	Rails, 75	
	THS3001HVCDR	THS3001HVCDGNR	DINK	Tape and Reel, 2500	
	THS3001ID	THS3001IDGN	ADQ	Rails, 75	
-40°C to 85°C	THS3001IDR	THS3001IDGNR	ADQ	Tape and Reel, 2500	
-40 C 10 65°C	THS3001HVID	THS3001HVIDGN	BNJ	Rails, 75	
	THS3001HVIDR	THS3001HVIDGNR	DINJ	Tape and Reel, 2500	

For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI
website at www.ti.com.

# **ABSOLUTE MAXIMUM RATINGS**(1)

over operating free-air temperature range (unless otherwise noted)

			THS3001	THS3001HV	UNITS
V <sub>SS</sub>	Supply voltage, V <sub>CC+</sub> to V <sub>CC-</sub>		33	37	V
VI	Input voltage		±V <sub>CC</sub>	±V <sub>CC</sub>	V
Io	Output current		175	175	mA
$V_{ID}$	Differential input voltage	±6	±6	V	
	Continuous total power dissipation	Continuous total power dissipation			
TJ	Maximum junction temperature (2)		150	150	°C
TJ	Maximum junction temperature, continuous	s operation, long term reliability (3)	125	125	°C
_	Operating free circ temperature	THS3001C, THS3001HVC	0 to 70	0 to 70	°C
T <sub>A</sub>	Operating free-air temperature	THS3001I, THS3001HVI	-40 to 85	-40 to 85	°C
T <sub>stg</sub>	Storage temperature		-65 to 125	-65 to 125	°C

<sup>(1)</sup> Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

#### **DISSIPATION RATING TABLE**

PACKAGE	θјс	θ <sub>JA</sub> <sup>(1)</sup> (°C/W)	POWER F	RATING <sup>(2)</sup>
PACKAGE	(° <b>C/W)</b>	(°Č/W)	T <sub>A</sub> ≤ 25°C	T <sub>A</sub> = 85°C
D (8)	38.3	97.5	1.02 W	410 mW
DGN (8)	4.7	58.4	1.71 W	685 mW

<sup>(1)</sup> This data was taken using the JEDEC standard High-K test PCB.

Product Folder Link(s): THS3001

<sup>(2)</sup> The absolute maximum temperature under any condition is limited by the constraints of the silicon process.

<sup>(3)</sup> The maximum junction temperature for continuous operation is limited by package constraints. Operation above this temperature may result in reduced reliability and/or lifetime of the device.

<sup>(2)</sup> Power rating is determined with a junction temperature of 125°C. This is the point where distortion starts to substantially increase. Thermal management of the final PCB should strive to keep the junction temperature at or below 125°C for best performance and long term reliability.



# RECOMMENDED OPERATING CONDITIONS

				MIN	NOM MAX	UNIT
V		Split supply	THS3001C,	±4.5	±16	
	Supply voltage, V <sub>CC+</sub> and V <sub>CC-</sub>	Single supply	THS3001I	9	32	V
V <sub>SS</sub>		Split supply	THS3001HVC,	±4.5	±18.5	
		Single supply	THS3001HVI	9	37	
_	Operating free-air temperature	THS3001C, THS300	THS3001C, THS3001HVC		70	°C
T <sub>A</sub>		THS3001I, THS3001	I, THS3001HVI		85	

# **ELECTRICAL CHARACTERISITCS**

 $T_A = 25^{\circ}C$ ,  $R_L = 150 \Omega$ ,  $R_F = 1 k\Omega$  (unless otherwise noted)

	PARAMETER		TEST CON	DITIONS <sup>(1)</sup>	MIN	TYP	MAX	UNIT	
			Split supply	THS3001C THS3001I	±4.5		±16.5		
. ,			,	THS3001HVx	±4.5		±18.5	1 ,	
V <sub>CC</sub>	Power supply operating range		Single supply	THS3001C THS3001I	9		33	V	
				THS3001HVx	9		37		
			V	T <sub>A</sub> = 25°C		5.5	7.5		
			$V_{CC} = \pm 5 \text{ V}$	T <sub>A</sub> = full range			8.5		
I <sub>CC</sub>	0		\\ 45.\\	T <sub>A</sub> = 25°C		6.6	9	1	
	Quiescent current		$V_{CC} = \pm 15 \text{ V}$	T <sub>A</sub> = full range			10	mA	
			$V_{CC} = \pm 18.5 \text{ V},$	T <sub>A</sub> = 25°C		6.9	9.5		
			THS3001HV	T <sub>A</sub> = full range			10.5		
			\/ .E\/	R <sub>L</sub> = 150 Ω	±2.9	±3.2			
. ,	Output voltage swing		$V_{CC} = \pm 5 \text{ V}$	$R_L = 1 k\Omega$	= 3	±3.3		V	
Vo			V 45.V	$R_L = 150 \Omega$	±12.1	±12.8			
			$V_{CC} = \pm 15 \text{ V}$	$R_L = 1 k\Omega$	±12.8	±13.1			
	Output current <sup>(2)</sup>		$V_{CC} = \pm 5 \text{ V},$	R <sub>L</sub> = 20 Ω		100		1	
lo			$V_{CC} = \pm 15 \text{ V},$	$R_L = 75 \Omega$	85	120		mA	
. ,	Input offset voltage		.,	T <sub>A</sub> = 25°C		1	3	>/	
V <sub>IO</sub>			$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V}$	T <sub>A</sub> = full range			4	4 mV	
	Input offset voltage of	Irift	V <sub>CC</sub> = ±5 V or ±15 V			5		μV/°C	
		Designer (INTe)		T <sub>A</sub> = 25°C		2	10		
	Lancet blancassan	Positive (IN+)	V 5.V 45.V	T <sub>A</sub> = full range			15		
lв	Input bias current		$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V}$	T <sub>A</sub> = 25°C		1	10	μΑ	
		Negative (IN-)		T <sub>A</sub> = full range			15		
	0		$V_{CC} = \pm 5 \text{ V}$	1	±3	±3.2			
$V_{ICR}$	Common-mode inpu	t voitage range	$V_{CC} = \pm 15 \text{ V}$		±12.9	±13.2		V	
	On an Inna transmis	t	$V_{CC} = \pm 5 \text{ V}, V_{O} = \pm 2.5$	$V, R_L = 1 k\Omega$	"	1.3		MO	
Open loop transresistance		tance	$V_{CC} = \pm 15 \text{ V}, V_{O} = \pm 7.5$	5 V, $R_L = 1 k\Omega$		2.4		МΩ	
CMDD Common made mainsting matic			$V_{CC} = \pm 5 \text{ V}, V_{CM} = \pm 2.5 \text{ V}$		62	70		-ID	
CMRR	Common-mode reject	ction ratio	$V_{CC} = \pm 15 \text{ V}, V_{CM} = \pm 1$	0 V	65	73		dB	
			V <sub>CC</sub> = ±5 V	T <sub>A</sub> = 25 = C	65	76		<b>†</b>	
2000	Damas amaka sala at			T <sub>A</sub> = full range	63			dB	
PSRR	Power supply rejection ratio		V 45.V	T <sub>A</sub> = 25 = C	69	76		dB	
			$V_{CC} = \pm 15 \text{ V}$	T <sub>A</sub> = full range	67				

<sup>(1)</sup> Full range =  $0^{\circ}$ C to  $70^{\circ}$ C for the THS3001C and  $-40^{\circ}$ C to  $85^{\circ}$ C for the THS3001I.

Observe power dissipation ratings to keep the junction temperature below absolute maximum when the output is heavily loaded or shorted. See absolute maximum ratings section.



# **ELECTRICAL CHARACTERISITCS (continued)**

 $T_A = 25^{\circ}C$ ,  $R_L = 150~\Omega$ ,  $R_F = 1~k\Omega$  (unless otherwise noted)

	PARAMETER		TEST CONDITIONS <sup>(1)</sup>	MIN	TYP	MAX	UNIT
В	Input registance	Positive (IN+)			1.5		МΩ
R <sub>I</sub>	Input resistance	Negative (IN-)			15		Ω
C <sub>I</sub>	Differential input capa	acitance			7.5		pF
R <sub>O</sub>	Output resistance		Open loop at 5 MHz		10		Ω
V <sub>n</sub>	Input voltage noise		V <sub>CC</sub> = ±5 V or ±15 V, f = 10 kHz, G = 2		1.6		nV/√ <del>Hz</del>
	Input ourrent noise	Positive (IN+)	V .5 V or .45 V f .40 kHz .C2		13		pA/√ <del>Hz</del>
In	input current noise	Input current noise $\frac{V_{CC}}{V_{CC}} = \pm 5 \text{ V or } \pm 15 \text{ V, f} = 10 \text{ kHz, G} = 2 \text{ Negative (IN-)}$	$V_{CC} = \pm 3 \text{ V OI } \pm 13 \text{ V, I } = 10 \text{ kHz, G } = 2$		16		pA/VHZ

# **OPERATING CHARACTERISTICS**

 $T_A$  = 25°C,  $R_L$  = 150  $\Omega$  ,  $R_F$  = 1  $k\Omega$  (unless otherwise noted)

PARAMETER		TEST CONDITIO	NS	MIN TYP	MAX	UNIT	
		$V_{CC} = \pm 5 \text{ V},$	G = -5	1700			
SR	Slew rate <sup>(1)</sup>	$V_{O(PP)} = 4 \text{ V}$	G = 5	1300		1//	
SK	Siew rate ···	V <sub>CC</sub> = ±15 V,	G = -5	6500		V/µs	
		$V_{O(PP)} = 20 \text{ V}$	G = 5	6300			
	Settling time to 0.1%	V <sub>CC</sub> = ±15 V, 0 V to 10 V Step	Gain = −1,	40			
t <sub>s</sub>	Settling time to 0.1%	V <sub>CC</sub> = ±5 V, 0 V to 2 V Step,	Gain = −1,	25		ns	
THD	Total harmonic distortion	$V_{CC} = \pm 15 \text{ V},$ $f_c = 10 \text{ MHz},$	V <sub>O(PP)</sub> = 2 V, G = 2	-80		dBc	
	Differential gain array	G = 2, 40 IRE modulation,	$V_{CC} = \pm 5 \text{ V}$	0.015%			
	Differential gain error	= 100 IRE Ramp, NTSC and PAL	$V_{CC} = \pm 15 \text{ V}$	0.01%			
	Differential phase error	G = 2, 40 IRE modulation,	$V_{CC} = \pm 5 \text{ V}$	0.01°			
	Differential phase entit	= 100 IRE Ramp, NTSC and PAL	$V_{CC} = \pm 15 \text{ V}$	0.02°			
		$G = 1$ , $R_F = 1 k\Omega$	$V_{CC} = \pm 5 \text{ V}$	330		MHz	
		$G = 1, R_F = 1 \text{ K}\Omega$	V <sub>CC</sub> = ±15 V	420		MHz	
	Small signal bandwidth (-3 dB)	$G = 2$ , $R_F = 750 \Omega$ ,	$V_{CC} = \pm 5 \text{ V}$	300			
BW		$G = 2$ , $R_F = 680 \Omega$ ,	$V_{CC} = \pm 15 \text{ V}$	385		MHz	
		$G = 5, R_F = 560 \Omega,$	$V_{CC} = \pm 15 \text{ V}$	350			
	Bandwidth for 0.1 dB flatness	$G = 2$ , $R_F = 750 \Omega$ ,	$V_{CC} = \pm 5 \text{ V}$	85		MHz	
	Dandwidth for 0.1 db flatfless	$G = 2$ , $R_F = 680 \Omega$ ,	$V_{CC} = \pm 15 \text{ V}$	115		IVIITZ	
		$V_{CC} = \pm 5 \text{ V}, V_{O(PP)} = 4 \text{ V},$	G = -5	65			
	Full power bandwidth <sup>(2)</sup>	$R_L = 500 \Omega$	G = 5	62		MHz	
	i dii power bandwidiri.	$V_{CC} = \pm 15 \text{ V}, V_{O(PP)} = 20 \text{ V},$	G = -5	32		IVII IZ	
		$R_L = 500 \Omega$	G = 5	31			

<sup>(1)</sup> Slew rate is measured from an output level range of 25% to 75%.

Submit Documentation Feedback

<sup>(2)</sup> Full power bandwidth is defined as the frequency at which the output has 3% THD.



# PARAMETER MEASUREMENT INFORMATION





Figure 1. Test Circuit, Gain =  $1 + (R_F/R_G)$ 

# **TYPICAL CHARACTERISTICS**

# **Table of Graphs**


			FIGURE
V <sub>O</sub>	Output voltage swing	vs Free-air temperature	2
I <sub>CC</sub>	Current supply	vs Free-air temperature	3
I <sub>IB</sub>	Input bias current	vs Free-air temperature	4
V <sub>IO</sub>	Input offset voltage	vs Free-air temperature	5
		vs Common-mode input voltage	6
CMRR	Common-mode rejection ratio	vs Common-mode input voltage	7
		vs Frequency	8
	Transresistance	vs Free-air temperature	9
	Closed-loop output impedance	vs Frequency	10
V <sub>n</sub>	Voltage noise	vs Frequency	11
In	Current noise	vs Frequency	11
PSRR	Dower cumbly rejection ratio	vs Frequency	12
PORK	Power supply rejection ratio	vs Free-air temperature	13
	Claurata	vs Supply voltage	14
SR	Slew rate	vs Output step peak-to-peak	15, 16
	Normalized slew rate	vs Gain	17
	Harmonic distortion	vs Peak-to-peak output voltage swing	18, 19
	narmonic distortion	vs Frequency	20, 21
	Differential gain	vs Loading	22, 23
	Differential phase	vs Loading	24, 25
	Output amplitude	vs Frequency	26-30
	Normalized output response	vs Frequency	31-34
	Small and large signal frequency response		35, 36
	Small signal pulse response		37, 38
	Large signal pulse response		39 - 46








**COMMON-MODE REJECTION RATIO** 


















































Number of 150  $\Omega$  Loads


Figure 24.


Number of 150  $\Omega$  Loads


Figure 25.














Submit Documentation Feedback







Normalized Output Response - dB





































#### **APPLICATION INFORMATION**

#### THEORY OF OPERATION

The THS3001 is a high-speed, operational amplifier configured in a current-feedback architecture. The device is built using a 30-V, dielectrically isolated, complementary bipolar process with NPN and PNP transistors possessing  $f_T$ s of several GHz. This configuration implements an exceptionally high-performance amplifier that has a wide bandwidth, high slew rate, fast settling time, and low distortion. A simplified schematic is shown in Figure 47.




Figure 47. Simplified Schematic

#### RECOMMENDED FEEDBACK AND GAIN RESISTOR VALUES

The THS3001 is fabricated using Texas Instruments 30-V complementary bipolar process, HVBiCOM. This process provides the excellent isolation and extremely high slew rates that result in superior distortion characteristics.

As with all current-feedback amplifiers, the bandwidth of the THS3001 is an inversely proportional function of the value of the feedback resistor (see Figures 26 to 34). The recommended resistors for the optimum frequency response are shown in Table 1. These should be used as a starting point and once optimum values are found, 1% tolerance resistors should be used to maintain frequency response characteristics. For most applications, a feedback resistor value of 1 k $\Omega$  is recommended - a good compromise between bandwidth and phase margin that yields a stable amplifier.

Submit Documentation Feedback



Consistent with current-feedback amplifiers, increasing the gain is best accomplished by changing the gain resistor, not the feedback resistor. This is because the bandwidth of the amplifier is dominated by the feedback resistor value and internal dominant-pole capacitor. The ability to control the amplifier gain independent of the bandwidth constitutes a major advantage of current-feedback amplifiers over conventional voltage-feedback amplifiers. Therefore, once a frequency response is found suitable to a particular application, adjust the value of the gain resistor to increase or decrease the overall amplifier gain.

Finally, it is important to realize the effects of the feedback resistance on distortion. Increasing the resistance decreases the loop gain and increases the distortion. It is also important to know that decreasing load impedance increases total harmonic distortion (THD). Typically, the third-order harmonic distortion increases more than the second-order harmonic distortion.

	Frequency Response										
GAIN	R <sub>F</sub> for V <sub>CC</sub> = ±15 V	R <sub>F</sub> for V <sub>CC</sub> = ±5 V									
1	1 kΩ	1 kΩ									
2, -1	680 Ω	750 Ω									
2	620 Ω	620 Ω									

620 Ω

560 Ω

5

Table 1. Recommended Resistor Values for Optimum Frequency Response

#### **OFFSET VOLTAGE**

The output offset voltage,  $(V_{OO})$  is the sum of the input offset voltage  $(V_{IO})$  and both input bias currents  $(I_{IB})$  times the corresponding gains. The following schematic and formula can be used to calculate the output offset voltage:




Figure 48. Output Offset Voltage Model

Copyright © 1998–2008, Texas Instruments Incorporated

Submit Documentation Feedback



#### NOISE CALCULATIONS

Noise can cause errors on small signals. This is especially true for amplifying small signals coming over a transmission line or an antenna. The noise model for current-feedback amplifiers (CFB) is the same as for voltage feedback amplifiers (VFB). The only difference between the two is that CFB amplifiers generally specify different current-noise parameters for each input, while VFB amplifiers usually only specify one noise-current parameter. The noise model is shown in Figure 49. This model includes all of the noise sources as follows:

- $e_n = Amplifier internal voltage noise (nV/<math>\sqrt{Hz}$ )
- IN+ = Nonverting current noise (pA/√Hz)
- IN- = Inverting current noise (pA/√Hz)
- e<sub>Rx</sub> = Thermal voltage noise associated with each resistor (e<sub>Rx</sub> = 4 kTR<sub>x</sub>)




Figure 49. Noise Model

The total equivalent input noise density (eni) is calculated by using the following equation:

$$\mathbf{e}_{ni} = \sqrt{\left(\mathbf{e}_{n}\right)^{2} + \left(\mathsf{IN} + \times \mathsf{R}_{S}\right)^{2} + \left(\mathsf{IN} - \times \left(\mathsf{R}_{F} \, \| \, \mathsf{R}_{G}\right)\right)^{2} + 4 \, \mathsf{kTR}_{S} + 4 \, \mathsf{kT}\left(\mathsf{R}_{F} \, \| \, \mathsf{R}_{G}\right)}$$

Where:

k = Boltzmann's constant =  $1.380658 \times 10^{-23}$  T = Temperature in degrees Kelvin (273 + $^{\circ}$ C) R<sub>F</sub> || R<sub>G</sub> = Parallel resistance of R<sub>F</sub> and R<sub>G</sub>

To get the equivalent output noise of the amplifier, just multiply the equivalent input noise density  $(e_{ni})$  by the overall amplifier gain  $(A_V)$ .

$$e_{no} = e_{ni} A_{V} = e_{ni} \left( 1 + \frac{R_{F}}{R_{G}} \right)$$
 (Noninverting Case)

As the previous equations show, to keep noise at a minimum, small value resistors should be used. As the closed-loop gain is increased (by reducing  $R_{\rm G}$ ), the input noise is reduced considerably because of the parallel resistance term. This leads to the general conclusion that the most dominant noise sources are the source resistor ( $R_{\rm S}$ ) and the internal amplifier noise voltage ( $e_{\rm n}$ ). Because noise is summed in a root-mean-squares method, noise sources smaller than 25% of the largest noise source can be effectively ignored. This can greatly simplify the formula and make noise calculations much easier.

20





#### **SLEW RATE**

The slew rate performance of a current-feedback amplifier, like the THS3001, is affected by many different factors. Some of these factors are external to the device, such as amplifier configuration and PCB parasitics, and others are internal to the device, such as available currents and node capacitance. Understanding some of these factors should help the PCB designer arrive at a more optimum circuit with fewer problems.

Whether the THS3001 is used in an inverting amplifier configuration or a noninverting configuration can impact the output slew rate. As can be seen from the specification tables as well as some of the figures in this data sheet, slew-rate performance in the inverting configuration is faster than in the noninverting configuration. This is because in the inverting configuration the input terminals of the amplifier are at a virtual ground and do not significantly change voltage as the input changes. Consequently, the time to charge any capacitance on these input nodes is less than for the noninverting configuration, where the input nodes actually do change in voltage an amount equal to the size of the input step. In addition, any PCB parasitic capacitance on the input nodes degrades the slew rate further simply because there is more capacitance to charge. Also, if the supply voltage (V<sub>CC</sub>) to the amplifier is reduced, slew rate decreases because there is less current available within the amplifier to charge the capacitance on the input nodes as well as other internal nodes.

Internally, the THS3001 has other factors that impact the slew rate. The amplifier's behavior during the slew-rate transition varies slightly depending upon the rise time of the input. This is because of the way the input stage handles faster and faster input edges. Slew rates (as measured at the amplifier output) of less than about 1500 V/µs are processed by the input stage in a linear fashion. Consequently, the output waveform smoothly transitions between initial and final voltage levels. This is shown in Figure 50. For slew rates greater than 1500 V/µs, additional slew-enhancing transistors present in the input stage begin to turn on to support these faster signals. The result is an amplifier with extremely fast slew-rate capabilities. Figure 50 and Figure 51 show waveforms for these faster slew rates. The additional aberrations present in the output waveform with these faster-slewing input signals are due to the brief saturation of the internal current mirrors. This phenomenon, which typically lasts less than 20 ns, is considered normal operation and is not detrimental to the device in any way. If for any reason this type of response is not desired, then increasing the feedback resistor or slowing down the input-signal slew rate reduces the effect.







#### **DRIVING A CAPACITIVE LOAD**

Driving capacitive loads with high-performance amplifiers is not a problem as long as certain precautions are taken. The first is to realize that the THS3001 has been internally compensated to maximize its bandwidth and slew-rate performance. When the amplifier is compensated in this manner, capacitive loading directly on the output will decrease the device's phase margin leading to high-frequency ringing or oscillations. Therefore, for capacitive loads of greater than 10 pF, it is recommended that a resistor be placed in series with the output of the amplifier, as shown in Figure 52. A minimum value of  $20\Omega$  should work well for most applications. For example, in  $75-\Omega$  transmission systems, setting the series resistor value to  $75~\Omega$  both isolates any capacitance loading and provides the proper line impedance matching at the source end.





Figure 52. Driving a Capacitive Load




#### **PCB DESIGN CONSIDERATIONS**

Proper PCB design techniques in two areas are important to ensure proper operation of the THS3001. These areas are high-speed layout techniques and thermal-management techniques. Because the THS3001 is a high-speed part, the following guidelines are recommended.

- Ground plane It is essential that a ground plane be used on the board to provide all components with a low inductive ground connection, but should be removed from below the output and negative input pins as noted below.
- The DGN package option includes a thermal pad for increased thermal performance. When using this package, it is recommended to distribute the negative supply as a power plane, and tie the thermal pad to this supply with multiple vias for proper power dissipation. It is not recommended to tie the thermal pad to ground when using split supply (±V) as this will cause worse distortion performance than shown in this data sheet.
- Input stray capacitance To minimize potential problems with amplifier oscillation, the capacitance at the inverting input of the amplifiers must be kept to a minimum. To do this, PCB trace runs to the inverting input must be as short as possible, the ground plane must be removed under any etch runs connected to the inverting input, and external components should be placed as close as possible to the inverting input. This is especially true in the noninverting configuration. An example of this can be seen in Figure 53, which shows what happens when a 1-pF capacitor is added to the inverting input terminal. The bandwidth increases at the expense of peaking. This is because some of the error current is flowing through the stray capacitor instead of the inverting node of the amplifier. Although, while the device is in the inverting mode, stray capacitance at the inverting input has a minimal effect. This is because the inverting node is at a *virtual ground* and the voltage does not fluctuate nearly as much as in the noninverting configuration. This can be seen in Figure 54, where a 10-pF capacitor adds only 0.35 dB of peaking. In general, as the gain of the system increases, the output peaking due to this capacitor decreases. While this can initially look like a faster and better system, overshoot and ringing are more likely to occur under fast transient conditions. So proper analysis of adding a capacitor to the inverting input node should be performed for stable operation.





Proper power-supply decoupling - Use a minimum 6.8-μF tantalum capacitor in parallel with a 0.1-μF ceramic capacitor on each supply terminal. It may be possible to share the tantalum among several amplifiers depending on the application, but a 0.1-μF ceramic capacitor should always be used on the supply terminal of every amplifier. In addition, the 0.1-μF capacitor should be placed as close as possible to the supply terminal. As this distance increases, the inductance in the connecting etch makes the capacitor less effective. The designer should strive for distances of less than 0.1 inch between the device power terminal and the ceramic capacitors.

#### THERMAL INFORMATION

The THS3001 incorporates output-current-limiting protection. Should the output become shorted to ground, the output current is automatically limited to the value given in the data sheet. While this protects the output against excessive current, the device internal power dissipation increases due to the high current and large voltage drop across the output transistors. Continuous output shorts are not recommended and could damage the device. Additionally, connection of the amplifier output to one of the supply rails ( $\pm V_{CC}$ ) is not recommended. Failure of the device is possible under this condition and should be avoided. But, the THS3001 does not incorporate thermal-shutdown protection. Because of this, special attention must be paid to the device's power dissipation or failure may result.

The thermal coefficient  $\theta_{JA}$  is approximately 169°C/W for the SOIC 8-pin D package. For a given  $\theta_{JA}$ , the maximum power dissipation, shown in Figure 55, is calculated by the following formula:

$$\mathsf{P}_\mathsf{D} = \left(\frac{\mathsf{T}_\mathsf{MAX}^{-\mathsf{T}}\mathsf{A}}{\theta_\mathsf{JA}}\right)$$

Where:

 $P_D$  = Maximum power dissipation of THS3001 (watts)  $T_{MAX}$  = Absolute maximum junction temperature (150°C)

 $T_A$  = Free-ambient air temperature (°C)

 $\theta_{JA}$  = Thermal coefficient from die junction to ambient air (°C/W)




Figure 55. Maximum Power Dissipation vs Free-Air Temperature

## **GENERAL CONFIGURATIONS**

A common error for the first-time CFB user is the creation of a unity gain buffer amplifier by shorting the output directly to the inverting input. A CFB amplifier in this configuration will oscillate and is *not* recommended. The THS3001, like all CFB amplifiers, *must* have a feedback resistor for stable operation. Additionally, placing capacitors directly from the output to the inverting input is not recommended. This is because, at high frequencies, a capacitor has a low impedance. This results in an unstable amplifier and should not be considered when using a current-feedback amplifier. Because of this, integrators and simple low-pass filters, which are easily implemented on a VFB amplifier, have to be designed slightly differently. If filtering is required, simply place an RC-filter at the noninverting terminal of the operational-amplifier (see Figure 56).

Submit Documentation Feedback






Figure 56. Single-Pole Low-Pass Filter

If a multiple-pole filter is required, the use of a Sallen-Key filter can work well with CFB amplifiers. This is because the filtering elements are not in the negative feedback loop and stability is not compromised. Because of their high slew rates and high bandwidths, CFB amplifiers can create accurate signals and help minimize distortion. An example is shown in Figure 57.




Figure 57. 2-Pole Low-Pass Sallen-Key Filter

There are two simple ways to create an integrator with a CFB amplifier. The first, shown in Figure 58, adds a resistor in series with the capacitor. This is acceptable because at high frequencies, the resistor is dominant and the feedback impedance never drops below the resistor value. The second, shown in Figure 59, uses positive feedback to create the integration. Caution is advised because oscillations can occur due to the positive feedback.




Figure 58. Inverting CFB Integrator






Figure 59. Noninverting CFB Integrator

The THS3001 may also be employed as a good video distribution amplifier. One characteristic of distribution amplifiers is the fact that the differential phase (DP) and the differential gain (DG) are compromised as the number of lines increases and the closed-loop gain increases (see Figures 22 to 25 for more information). Be sure to use termination resistors throughout the distribution system to minimize reflections and capacitive loading.




Figure 60. Video Distribution Amplifier Application



#### **EVALUATION BOARD**

An evaluation boards is available for the THS3001 (SLOP130). The board has been configured for low parasitic capacitance in order to realize the full performance of the amplifier. A schematic of the evaluation board is shown in Figure 61. The circuitry has been designed so that the amplifier may be used in either an inverting or noninverting configuration. For more detailed information, refer to the *THS3001 EVM User's Manual* (literature number SLOV021). To order the evaluation board, contact your local TI sales office or distributor.




Figure 61. THS3001 Evaluation Board Schematic



# **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
THS3001CD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS3001CDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS3001CDGN	ACTIVE	MSOP- Power PAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS3001CDGNG4	ACTIVE	MSOP- Power PAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS3001CDGNR	ACTIVE	MSOP- Power PAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS3001CDGNRG4	ACTIVE	MSOP- Power PAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS3001CDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS3001CDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS3001HVCDGN	ACTIVE	MSOP- Power PAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS3001HVCDGNG4	ACTIVE	MSOP- Power PAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS3001HVIDGN	ACTIVE	MSOP- Power PAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS3001HVIDGNG4	ACTIVE	MSOP- Power PAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS3001HVIDGNR	ACTIVE	MSOP- Power PAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS3001HVIDGNRG4	ACTIVE	MSOP- Power PAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS3001ID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS3001IDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS3001IDGN	ACTIVE	MSOP- Power PAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS3001IDGNG4	ACTIVE	MSOP- Power PAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS3001IDGNR	ACTIVE	MSOP- Power PAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS3001IDGNRG4	ACTIVE	MSOP-	DGN	8	2500	Green (RoHS &	CU NIPDAU	Level-1-260C-UNLIM



## PACKAGE OPTION ADDENDUM

8-Aug-2008

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
		Power PAD				no Sb/Br)		
THS3001IDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS3001IDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <a href="http://www.ti.com/productcontent">http://www.ti.com/productcontent</a> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



\*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
THS3001CDGNR	MSOP- Power PAD	DGN	8	2500	330.0	12.4	5.2	3.3	1.6	8.0	12.0	Q1
THS3001CDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
THS3001HVIDGNR	MSOP- Power PAD	DGN	8	2500	330.0	12.4	5.2	3.3	1.6	8.0	12.0	Q1
THS3001IDGNR	MSOP- Power PAD	DGN	8	2500	330.0	12.4	5.2	3.3	1.6	8.0	12.0	Q1
THS3001IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1





\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
THS3001CDGNR	MSOP-PowerPAD	DGN	8	2500	338.1	340.5	21.1
THS3001CDR	SOIC	D	8	2500	346.0	346.0	29.0
THS3001HVIDGNR	MSOP-PowerPAD	DGN	8	2500	338.1	340.5	21.1
THS3001IDGNR	MSOP-PowerPAD	DGN	8	2500	338.1	340.5	21.1
THS3001IDR	SOIC	D	8	2500	346.0	346.0	29.0

# D (R-PDSO-G8)

# PLASTIC SMALL-OUTLINE PACKAGE




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
- Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.
- E. Reference JEDEC MS-012 variation AA.



DGN (S-PDSO-G8) PowerPAD™ PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="http://www.ti.com">www.ti.com</a> <a href="http://www.ti.com">http://www.ti.com</a>.
- E. Falls within JEDEC MO-187 variation AA-T

PowerPAD is a trademark of Texas instruments.




# THERMAL PAD MECHANICAL DATA DGN (S-PDS0-G8)

#### THERMAL INFORMATION

This PowerPAD  $^{\text{M}}$  package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.


The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

# DGN (R-PDSO-G8) PowerPAD™



#### NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

**Applications Products Amplifiers** amplifier.ti.com Audio www.ti.com/audio Data Converters Automotive www.ti.com/automotive dataconverter.ti.com DLP® Products Broadband www.dlp.com www.ti.com/broadband DSP Digital Control dsp.ti.com www.ti.com/digitalcontrol Clocks and Timers www.ti.com/clocks Medical www.ti.com/medical Military Interface www.ti.com/military interface.ti.com Optical Networking Logic logic.ti.com www.ti.com/opticalnetwork Power Mgmt power.ti.com Security www.ti.com/security Telephony Microcontrollers microcontroller.ti.com www.ti.com/telephony Video & Imaging www.ti-rfid.com www.ti.com/video RF/IF and ZigBee® Solutions www.ti.com/lprf Wireless www.ti.com/wireless

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2009, Texas Instruments Incorporated