- 2.7-V to $5.5-\mathrm{V}$ Single-Supply Operation
- Four 8-Bit Voltage Output DACs
- One-Half Power 8-Bit Voltage Output DAC
- Fast Serial Interface ... 1 MHz Max
- Simple Two-Wire Interface In Single Buffered Mode
- High-Impedance Reference Inputs For Each DAC
- Programmable for 1 or 2 Times Output Range
- Simultaneous-Update Facility In Double-Buffered Mode
- Internal Power-On Reset
- Industry Temperature Range


## description

The TLV5621I is a quadruple 8-bit voltage output digital-to-analog converter (DAC) with buffered reference inputs (high impedance). The DAC produces an output voltage that ranges between either one or two times the reference voltages and GND, and the DAC is monotonic. The device is simple to use since it operates from a single supply of 2.7 V to 5.5 V . A power-on reset function is incorporated to provide repeatable start-up conditions. A global hardware shut-down terminal and the capability to shut down each individual DAC with software are provided to minimize power consumption.

- Low Power Consumption
- Half-Buffered Output
- Power-Down Mode


## applications

## - Programmable Voltage Sources

- Digitally-Controlled Amplifiers/Attenuators
- Cordless/Wireless Communications
- Automatic Test Equipment
- Portable Test Equipment
- Process Monitoring and Control
- Signal Synthesis

Digital control of the TLV5621I is over a simple 3-wire serial bus that is CMOS compatible and easily interfaced to all popular microprocessor and microcontroller devices. A TLV5621l 11-bit command word consists of eight bits of data, two DAC select bits, and a range bit for selection between the times one or times two output range. The TLV5621I digital inputs feature Schmitt triggers for high noise immunity. The DAC registers are double buffered which allows a complete set of new values to be written to the device, and then under control of the HWACT signal, all of the DAC outputs are updated simultaneously.
The 14-terminal small-outline (D) package allows digital control of analog functions in space-critical applications. The TLV5621I does not require external trimming. The TLV5621I is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.
AVAILABLE OPTIONS

| PACKAGE |  |
| :---: | :---: |
| $\mathrm{T}_{\mathbf{A}}$ | SMALL OUTLINE <br> (D) |
| $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | TLV5621ID |

functional block diagram


## Terminal Functions

| TERMINAL |  | I/O | DESCRIPTION |
| :--- | :---: | :---: | :--- |
| NAME | NO. |  |  |
| CLK | 7 | I | Serial interface clock, data enters on the negative edge |
| DACA | 12 | O | DAC A analog output |
| DACB | 11 | O | DAC B analog output |
| DACC | 10 | O | DAC C analog output |
| DACD | 9 | O | DAC D analog output |
| DATA | 6 | I | Serial-interface digital-data input |
| EN | 8 | I | Input enable |
| GND | 1 |  | Ground return and reference |
| HWACT | 13 | I | Global hardware activate |
| REFA | 2 | I | Reference voltage input to DACA |
| REFB | 3 | I | Reference voltage input to DACB |
| REFC | 4 | I | Reference voltage input to DACC |
| REFD | 5 | I | Reference voltage input to DACD |
| VDD | 14 |  | Positive supply voltage |

## detailed description

The TLV5621 is implemented using four resistor-string DACs. The core of each DAC is a single resistor with 256 taps, corresponding to the 256 possible codes listed in Table 1. One end of each resistor string is connected to GND and the other end is fed from the output of the reference input buffer. Monotonicity is maintained by use of the resistor strings. Linearity depends upon the matching of the resistor elements and upon the performance of the output buffer. Because the inputs are buffered, the DACs always present a high-impedance load to the reference source.

Each DAC output is buffered by a configurable-gain output amplifier, which can be programmed to times one or times two gain.

On power-up, the DACs are reset to CODE 0 .
Each output voltage is given by:

$$
\mathrm{V}_{\mathrm{O}}(\mathrm{DACA}|\mathrm{~B}| \mathrm{C} \mid \mathrm{D})=\mathrm{REF} \times \frac{\mathrm{CODE}}{256} \times(1+\mathrm{RNG} \text { bit value })
$$

where CODE is in the range 0 to 255 and the range (RNG) bit is a or 1 within the serial control word.
Table 1. Ideal-Output Transfer

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | OUTPUT VOLTAGE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | GND |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | $(1 / 256) \times$ REF $(1+\mathrm{RNG})$ |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |
| 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | $(127 / 256) \times R E F(1+\mathrm{RNG})$ |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | $(128 / 256) \times R E F(1+\mathrm{RNG})$ |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | $(255 / 256) \times \mathrm{REF}(1+\mathrm{RNG})$ |

## data interface

The data interface has two modes of operation; single and double buffered. Both modes serially clock in bits of data using DATA and CLK whenever EN is high. When EN is low, CLK is disabled and data cannot be loaded into the buffers.

In the single buffered mode, the DAC outputs are updated on the last/twelfth falling edge of CLK, so this mode only requires a two-wire interface with EN tied high (see Figure 1 and Figure 2).
In the double buffered mode (startup default), the outputs of the DACs are updated on the falling edge of the EN strobe (see Figure 3 and Figure 4). This allows multiple devices to share data and clock lines by having only separate EN lines.

## single-buffer mode (MODE =1)

When a two wire interface is used, EN is tied high and the input to the device is always active; therefore, random data can be clocked into the input latch. In order to regain word synchronization, twelve zeros are clocked in as shown in Figure 1, and then a data or control word is clocked in. In Figure 1, the MODE bit is set to one, and a control word is clocked in with the DAC outputs becoming active after the last falling edge of the control word.
Figure 2 shows valid data being written to a DAC, note that CLK is held low while the data is invalid. Data can be written to all four DACs and then the control word is clocked in which sets the MODE bit to 1. At the end of the control word, the data is latched to the inputs of the DACs.
Note that once the MODE bit has been set, it is not possible to clear it, i.e., it is not possible to move from single to double-buffered mode.


Figure 1. Register Write Operation Following Noise or Undefined Levels on DATA or CLK (Single-Buffer Mode)


NOTE A: EN is held high and data is written to a DAC register. The data is latched to the output of the DAC on the falling edge of the last CLK of the control word, where the

## double-buffered mode $($ MODE $=0)$

In this mode, data is only latched to the output of the DACs on the falling edge of the EN strobe. Therefore, all four DACs can be written to before updating their outputs.
Any number of input data blocks can be written with all having the same length. Subsequent data blocks simply overwrite previous ones with the same address until EN goes low.

Multiple data blocks can be written in any sequence provided signal timing limits are met. The negative going edge of EN terminates and latches all data.


Figure 3. Data and Control Serial Control

##  омп M <br> DAC <br>  <br> EN <br>  <br> NOTE A: Data is written to the output of a DAC, and the data is latched to the output on the falling edge of EN. A control word then selects double-buffered mode. When the range is changed, the output changes on the falling edge of EN

Figure 4. First Nonzero Write Operation After Startup

## control register

The control register contains ten active bits. Four bits are range select bits as on the TLC5620. The register also contains a software shutdown bit (ACT) and four shutdown inhibit bits (SIA, SIB, SIC, SID). The shutdown inhibit bits act on each DAC (DACA through DACD). The mode select bit is used to change between single and double buffered modes. The bits in the control register are listed in Table 2.

Table 2. Control Register Bits

| BIT | FUNCTION |
| :---: | :--- |
| MODE | Selection bit for type of interface (see data interface section) |
| RNG A | Range select bit for DACA, $0=\times 1,1=\times 2$ |
| RNG B | Range select bit for DACB, $0=\times 1,1=\times 2$ |
| RNG C | Range select bit for DACC, $0=\times 1,1=\times 2$ |
| RNG D | Range select bit for DACD, $0=\times 1,1=\times 2$ |
| SIA | Shutdown inhibit bit for DACA |
| SIB | Shutdown inhibit bit for DACB |
| SIC | Shutdown inhibit bit for DACC |
| SID | Shutdown inhibit bit for DACD |
| ACT | Software shutdown bit |

The SIx bits inhibit the actions of the shutdown bits as shown in Table 3. When the ACT bit is 1 or the HWACT signal is high (active), the inhibit bits act as enable bits in inverse logic terms. The ACT software shutdown bit and HWACT (asynchronously acting hardware terminal) are logically ORed together.
This configuration allows any combination of DACs to be shut down to save power.
Table 3. Shutdown Inhibit Bits and HWACT Signal

| SIx | ACT | HWACT | DACx STATUS |
| :---: | :---: | :---: | :--- |
| 0 | 0 | L | Shutdown (see Note 1) |
| 0 | 0 | H | Shutdown |
| 0 | 1 | L | Shutdown |
| 0 | 1 | H | Active (see Note 1) |
| 1 | 0 | L | Active |
| 1 | 0 | H | Active |
| 1 | 1 | L | Active |
| 1 | 1 | H | Active |

NOTE 1: Sense of HWACT terminal and ACT bit were changed from early versions of this specification.

The values of the input address select bits, A 0 and A 1 , and the updated DAC are listed in Table 4.
Table 4. Serial Input Decode

| INPUT ADDRESS SELECT BITS |  | DAC UPDATED |
| :---: | :---: | :--- |
| A1 | A0 |  |
| 0 | 0 | DACA |
| 0 | 1 | DACB |
| 1 | 0 | DACC |
| 1 | 1 | DACD |

## LOW-POWER QUADRUPLE 8-BIT DIGITAL-TO-ANALOG CONVERTER

## power-on reset

Power-on reset circuitry is available on the TLV5621I. The threshold to trigger a power-on reset is 1.95 V typical $(1.4 \mathrm{~V}$ min and 2.5 V max). For a power-on reset, all DACs are shut down. The control register bit values and states after a power-on reset are listed in Table 5.

Table 5. Control Register Bit Values and States After Power-On Reset

| BIT | VALUE | STATE AFTER POWER-ON RESET |
| :---: | :---: | :--- |
| MODE | 0 | Double buffer mode selected |
| RNG A | 1 | Range $\times 2$ |
| RNG B | 1 | Range $\times 2$ |
| RNG C | 1 | Range $\times 2$ |
| RNG D | 1 | Range $\times 2$ |
| SIA | 0 | Shutdown affects DACA according to ACT state |
| SIB | 0 | Shutdown affects DACB according to ACT state |
| SIC | 0 | Shutdown affects DACC according to ACT state |
| SID | 0 | Shutdown affects DACD according to ACT state |
| ACT | 0 | DACs in shutdown state |

## linearity, offset, and gain error using single-end supplies

When an amplifier is operated from a single supply, the voltage offset can still be either positive or negative. With a positive offset, the output voltage changes on the first code change. With a negative offset the output voltage may not change with the first code depending on the magnitude of the offset voltage.
The output amplifier attempts to drive the output to a negative voltage. However, because the most negative supply rail is ground, the output cannot drive below ground and clamps the output at 0 V .
The output voltage then remains at zero until the input code value produces a sufficient positive output voltage to overcome the negative offset voltage, resulting in the transfer function shown in Figure 5.


Figure 5. Effect of Negative Offset (Single Supply)
This offset error, not the linearity error, produces this breakpoint. The transfer function would have followed the dotted line if the output buffer could drive below the ground rail.

For a DAC, linearity is measured between zero-input code (all inputs 0 ) and full-scale code (all inputs 1) after offset and full scale are adjusted out or accounted for in some way. However, single supply operation does not allow for adjustment when the offset is negative due to the breakpoint in the transfer function. So the linearity is measured between full-scale code and the lowest code that produces a positive output voltage. The code is calculated from the maximum specification for the negative offset.

## equivalent inputs and outputs



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$




Operating free-air temperature range, $\mathrm{T}_{\mathrm{A}} \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots . .40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$

Lead temperature $1,6 \mathrm{~mm}$ ( $1 / 16 \mathrm{inch}$ ) from case for 10 seconds ................................... $260^{\circ} \mathrm{C}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
recommended operating conditions

|  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| Supply voltage, $\mathrm{V}_{\text {DD }}$ (see Note 2) | 2.7 | 3.3 | 5.5 | V |
| High-level digital input voltage, $\mathrm{V}_{I H}$ | 0.8 V DD |  |  | V |
| Low-level digital input voltage, $\mathrm{V}_{\text {IL }}$ |  |  | 0.2 V DD | V |
| Reference voltage, $\mathrm{V}_{\text {ref }}[\mathrm{A}\|\mathrm{B}\| \mathrm{C} \mid \mathrm{D}]$, x 1 gain | GND |  | $\mathrm{V}_{\mathrm{DD}}-1.5$ | V |
| Load resistance, $\mathrm{R}_{\mathrm{L}}$ | 10 |  |  | k $\Omega$ |
| Setup time, data input, $\mathrm{t}_{\text {su( }}$ (DATA-CLK) ( (eee Figure 6) | 50 |  |  | ns |
| Hold time, data input valid after CLK $\downarrow$, $\mathrm{th}_{\text {(DATA-CLK) }}$ (see Figure 6) | 50 |  |  | ns |
| Setup time, CLK $\downarrow$ to EN $\downarrow$, $\mathrm{t}_{\text {su }}(\mathrm{CLK}$-EN) (see Figure 7) | 100 |  |  | ns |
| Setup time, EN¢ to CLK $\downarrow$, $\mathrm{t}_{\text {su }}(\mathrm{EN}$-CLK) (see Figure 7) (see Note 3) | 100 |  |  | ns |
| Pulse duration, EN low, $\mathrm{t}_{\text {w(EN) }}$ (see Figure 7) (see Note 3) | 200 |  |  | ns |
|  | 400 |  |  | ns |
| CLK frequency |  |  | 1 | MHz |
| Operating free-air temperature, $\mathrm{T}_{\mathrm{A}}$ | -40 |  | 85 | ${ }^{\circ} \mathrm{C}$ |

NOTES: 2. The device operates over the supply voltage range of 2.7 V to 5.5 V . Over this voltage range the device responds correctly to data input by changing the output voltage but conversion accuracy is not specified over this extended range.
3. This is specified by design but is not production tested.

# TLV5621I LOW-POWER QUADRUPLE 8-BIT DIGITAL-TO-ANALOG CONVERTER 

SLAS138B - APRIL 1996 - REVISED FEBRUARY 1997
electrical characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$ to $3.6 \mathrm{~V}, \mathrm{~V}_{\text {ref }}=1.25 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}, \times 1$ gain output range (unless otherwise noted)

|  | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {Omax }}$ | Maximum full-scale output voltage | $\mathrm{V}_{\text {ref }}=1.5 \mathrm{~V}$, open circuit output, $\times 2$ gain | $V_{D D}-100$ | 2 |  | mV |
| ${ }^{1 / H}$ (digital) | High-level digital input current | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{DD}}$ |  |  | $\pm 10$ | $\mu \mathrm{A}$ |
| IIL(digital) | Low-level digital input current | $\mathrm{V}_{\mathrm{I}}=0 \mathrm{~V}$ |  |  | $\pm 10$ | $\mu \mathrm{A}$ |
| IO(sink) | Output sink current, DACA | DAC code 0 | 5 |  |  | $\mu \mathrm{A}$ |
|  | Output sink current, DACB, DACC, DACD | DAC code 0 | 20 |  |  | $\mu \mathrm{A}$ |
| IO(source) | Output source current | Each DAC output, DAC code 255 | 1 |  |  | mA |
| $\mathrm{C}_{\mathrm{i}}$ | Input capacitance |  | 15 |  |  | pF |
|  | Reference input capacitance | A, B, C, D inputs | 15 |  |  |  |
| IDD | Supply current | $\mathrm{V}_{\mathrm{DD}}=3.6 \mathrm{~V}$ |  | 1 | 1.5 | mA |
|  |  | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ |  | 1 | 1.5 | mA |
| IDD(active) | Supply current, one low power DAC active | $V_{\text {DD }}=3.6 \mathrm{~V}$, See Note 4 |  | 150 | 250 | $\mu \mathrm{A}$ |
| ${ }^{\text {I D ( }}$ (shutdown) | Supply current, all DACs shut down | $\mathrm{V}_{\text {DD }}=3.6 \mathrm{~V}$, See Note 4 |  | 50 | 100 | $\mu \mathrm{A}$ |
| $I_{\text {ref }}$ | Reference input current | A, B, C, D inputs |  |  | $\pm 10$ | $\mu \mathrm{A}$ |
| $\mathrm{E}_{\mathrm{L}}$ | Integral linearity error | $V_{\text {ref }}=1.25 \mathrm{~V}, \times 2$ gain, See Notes 5 and 13 |  |  | $\pm 1$ | LSB |
| $E_{D}$ | Differential linearity error | $\mathrm{V}_{\text {ref }}=1.25 \mathrm{~V}, \times 2$ gain, See Notes 6 and 13 |  | $\pm 0.1$ | $\pm 0.9$ | LSB |
| EZS | Zero-scale error | $\mathrm{V}_{\text {ref }}=1.25 \mathrm{~V}, \quad \times 2$ gain, See Note 7 | 0 |  | 30 | mV |
|  | Zero-scale error temperature coefficient | $\mathrm{V}_{\text {ref }}=1.25 \mathrm{~V}, \quad \times 2$ gain, See Note 8 |  | 10 |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
|  | Zero-scale error supply rejection |  |  | 2 |  | $\mathrm{mV} / \mathrm{V}$ |
| $\mathrm{EFS}_{\text {F }}$ | Full-scale error | $\mathrm{V}_{\text {ref }}=1.25 \mathrm{~V}, \quad \times 2$ gain, See Note 9 |  |  | $\pm 60$ | mV |
|  | Full-scale error temperature coefficient | $\mathrm{V}_{\text {ref }}=1.25 \mathrm{~V}, \quad \times 2$ gain, See Note 10 |  | $\pm 25$ |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
|  | Full-scale error supply rejection |  |  | 2 |  | $\mathrm{mV} / \mathrm{V}$ |
| PSRR | Power-supply sensitivity | See Notes 11 and 12 |  | 0.5 |  | $\mathrm{mV} / \mathrm{V}$ |
|  | Feedback resistor network resistance |  |  | 168 |  | k $\Omega$ |

NOTES: 4. This is measured with no load (open circuit output), $\mathrm{V}_{\text {ref }}=1.25 \mathrm{~V}$, range $=\times 2$.
5. Integral nonlinearity ( INL ) is the maximum deviation of the output from the line between zero and full scale (excluding the effects of zero code and full-scale errors).
6. Differential nonlinearity (DNL) is the difference between the measured and ideal 1 LSB amplitude change of any two adjacent codes. Monotonic means the output voltage changes in the same direction (or remains constant) as a change in the digital input code.
7. Zero-scale error is the deviation from zero voltage output when the digital input code is zero.
8. Zero-scale error temperature coefficient is given by: ZSETC $=\left[Z S E\left(T_{\max }\right)-Z S E\left(T_{\min }\right)\right] / V_{\text {ref }} \times 106 /\left(T_{\text {max }}-T_{\text {min }}\right)$.
9. Full-scale error is the deviation from the ideal full-scale output ( $\mathrm{V}_{\text {ref }}-1 \mathrm{LSB}$ ) with an output load of $10 \mathrm{k} \Omega$.
10. Full-scale temperature coefficient is given by: FSETC $=\left[F S E\left(T_{\max }\right)-\right.$ FSE $\left.\left(T_{\min }\right)\right] / V_{\text {ref }} \times 10^{6} /\left(T_{\text {max }}-T_{\text {min }}\right)$.
11. Zero-scale error rejection ratio (ZSE-RR) is measured by varying the $V_{D D}$ voltage from 4.5 V to 5.5 V dc and measuring the effect of this signal on the zero-code output voltage.
12. Full-scale error rejection ratio (FSE-RR) is measured by varing the $V_{D D}$ voltage from 3 V to 3.6 V dc and measuring the effect of this signal on the full-scale output voltage.
13. Linearity is only specified for DAC codes 1 through 255.
operating characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$ to $3.6 \mathrm{~V}, \mathrm{~V}_{\text {ref }}=1.25 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}, \times 1$ gain output range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | MIN TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| Output slew rate, rising (DACA) |  | 0.8 |  | V/ $/ \mathrm{s}$ |
| Output slew rate, falling (DACA) |  | 0.5 |  | $\mathrm{V} / \mathrm{\mu s}$ |
| Output slew rate (DACB, DACC, DACD) |  | 1 |  | V/ $\mu \mathrm{s}$ |
| Output settling time, rising (DACA) | To 1/2 LSB, $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$ | 20 |  | $\mu \mathrm{s}$ |
| Output settling time, falling (DACA) | To 1/2 LSB, $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$ | 75 |  | $\mu \mathrm{s}$ |
| Output settling time, rising (DACB, DACC, DACD) | To 1/2 LSB, $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$ | 10 |  | $\mu \mathrm{S}$ |
| Output settling time, falling (DACB, DACC, DACD) | To 1/2 LSB, $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$ | 75 |  | $\mu \mathrm{S}$ |
| Output settling time, HWACT or ACT $\uparrow$ to output volts (DACA) (see Note 14) | To 1/2 LSB, $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$ | 40 | $120 \dagger$ | $\mu \mathrm{S}$ |
| Output settling time, HWACT or ACT $\uparrow$ to output volts (DACB, DACC, DACD) (see Note 14) | To 1/2 LSB, $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$ | 25 | $75 \dagger$ | $\mu \mathrm{S}$ |
| Large-signal bandwidth | Measured at -3 dB point | 100 |  | kHz |
| Digital crosstalk | CLK $=1-\mathrm{MHz}$ square wave measured at DACA-DACD | -50 |  | dB |
| Reference feedthrough | A, B, C, D inputs, See Note 15 | -60 |  | dB |
| Channel-to-channel isolation | A, B, C, D inputs, See Note 16 | -60 |  | dB |
| Channel-to-channel isolation when in shutdown | A, B, C, D inputs | -40 |  | dB |
| Reference bandwidth (DACA) | See Note 17 | 20 |  | kHz |
| Reference bandwidth (DACB, DACC, DACD) | See Note 17 | 100 |  | kHz |

$\dagger$ This is specified by characterization but is not production tested.
NOTES: 14. The ACT bit is latched on EN $\downarrow$.
15. Reference feedthrough is measured at any DAC output with an input code $=00$ hex with a $V_{\text {ref }}$ input $=1 \mathrm{~V}$ dc +1 VPP at 10 kHz .
16. Channel-to-channel isolation is measured by setting the input code of one DAC to FF hex and the code of all other DACs to 00 hex with $\mathrm{V}_{\text {ref }}$ input $=1 \mathrm{~V} \mathrm{dc}+1 \mathrm{~V} P \mathrm{PP}$ at 10 kHz .
17. Reference bandwidth is the -3 dB bandwidth with an ideal input at $\mathrm{V}_{\mathrm{ref}}=1.25 \mathrm{~V} \mathrm{dc}+2 \mathrm{~V} P \mathrm{PP}$ and with a digital input code of full-scale (range set to $\times 1$ and $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ ).

## PARAMETER MEASUREMENT INFORMATION



Figure 6. Timing of DATA Relative to CLK


Figure 7. Timing of CLK Relative to EN


Figure 8. Slewing Settling Time and Linearity Measurements

## TYPICAL CHARACTERISTICS



NOTES: A. Rise time $=2.05 \mu \mathrm{~s}$, positive slew rate $=0.96 \mathrm{~V} / \mu \mathrm{s}$, settling time $=4.5 \mu \mathrm{~s}$.
B. For DACB, DACC, and DACD

Figure 9


NOTE A: For DACB, DACC, and DACD
Figure 11

NEGATIVE FALL TIME AND SETTLING TIME


NOTES: A. Fall time $=4.25 \mu \mathrm{~s}$, negative slew rate $=0.46 \mathrm{~V} / \mu \mathrm{s}$, settling time $=8.5 \mu \mathrm{~s}$.
B. For DACB, DACC, and DACD

Figure 10

DAC OUTPUT VOLTAGE

LOAD RESISTANCE


NOTE A: For DACB, DACC, and DACD
Figure 12

TYPICAL CHARACTERISTICS
SUPPLY CURRENT
VS
FREE-AIR TEMPERATURE


Figure 13

## APPLICATION INFORMATION



NOTE A: Resistor $\mathrm{R} \geq 10 \mathrm{k} \Omega$
Figure 14. Output Buffering Scheme

## MECHANICAL DATA

D (R-PDSO-G**)
PLASTIC SMALL-OUTLINE PACKAGE
14 PIN SHOWN


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed $0.006(0,15)$.
D. Four center pins are connected to die mount pad.
E. Falls within JEDEC MS-012

## PACKAGING INFORMATION

| Orderable Device | Status ${ }^{(1)}$ | Package <br> Type | Package <br> Drawing | Pins Package <br> Qty | Eco Plan ${ }^{(2)}$ | Lead/Ball Finish | MSL Peak Temp ${ }^{(3)}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TLV5621ED | ACTIVE | SOIC | D | 14 | 50 |  <br> no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| TLV5621EDG4 | ACTIVE | SOIC | D | 14 | 50 |  <br> no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| TLV5621ID | ACTIVE | SOIC | D | 14 | 50 |  <br> no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| TLV5621IDG4 | ACTIVE | SOIC | D | 14 | 50 |  <br> no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| TLV5621IDR | ACTIVE | SOIC | D | 14 | 2500 |  <br> no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| TLV5621IDRG4 | ACTIVE | SOIC | D | 14 | 2500 |  <br> no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but Tl does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS \& no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The $\mathrm{Pb}-\mathrm{Free} / \mathrm{Green}$ conversion plan has not been defined.
Pb -Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb -Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green ( RoHS \& no $\mathbf{S b} / \mathrm{Br}$ ): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine ( Br ) and Antimony ( Sb ) based flame retardants ( Br or Sb do not exceed $0.1 \%$ by weight in homogeneous material)
${ }^{(3)}$ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall Tl's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION


*All dimensions are nominal

| Device | Package <br> Type | Package <br> Drawing | Pins | SPQ | Reel <br> Diameter <br> $(\mathbf{m m})$ | Reel <br> Width <br> $\mathbf{W 1}(\mathbf{m m})$ | A0 <br> $(\mathbf{m m})$ | B0 <br> $(\mathbf{m m})$ | K0 <br> $(\mathbf{m m})$ | P1 <br> $(\mathbf{m m})$ | W <br> $(\mathbf{m m})$ | Pin1 <br> Quadrant |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TLV5621IDR | SOIC | D | 14 | 2500 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TLV5621IDR | SOIC | D | 14 | 2500 | 346.0 | 346.0 | 33.0 |

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to Tl's terms and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with Tl's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.
TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI .
Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated Tl product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of Tl products in such safety-critical applications.
TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.
TI products are neither designed nor intended for use in automotive applications or environments unless the specific Tl products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.
Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

## Products

## Amplifiers

Data Converters
DLP® Products
DSP
Clocks and Timers
Interface
Logic
Power Mgmt
Microcontrollers
RFID
RF/IF and ZigBee® Solutions
amplifier.ti.com
dataconverter.ti.com
www.dlp.com
dsw.ti.com
www.ti.com/clocks
nterface.ti.com
ogic.ti.com
oower.ticom
microcontroller.ti.com
www.ti-rfid.com
www.ti.com/lprt

| Applications |  |
| :---: | :---: |
| Audio | www.ti.com/audio |
| Automotive | www.ticom/automotiva |
| Broadband | www.ti.com/broadband |
| Digital Control | www.ti.com/digitalcontro |
| Medical | www.ti.com/medica |
| Military | www.ti.com/military |
| Optical Networking | www.ti.com/opticalnetwork |
| Security | Www.ti.com/security |
| Telephony | Www.ti.com/telephony |
| Video \& Imaging | www.ti.com/vided |
| Wireless | www.ti.com/wireless |

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2009, Texas Instruments Incorporated

