



IRL510S

HEXFET® Power MOSFET

- Surface Mount
- Available in Tape & Reel
- Dynamic dv/dt Rating
- · Repetitive Avalanche Rated
- Logic-Level Gate Drive
- Rps(on) Specified at Vgs=4V & 5V
- 175°C Operating Temperature






Description

Third Generation HEXFETs from International Rectifier provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The SMD-220 is a surface mount power package capable of accommodating die sizes up to HEX-4. It provides the highest power capability and the lowest possible on-resistance in any existing surface mount package. The SMD-220 is suitable for high current applications because of its low internal connection resistance and can dissipate up to 2.0W in a typical surface mount application.



Absolute Maximum Ratings

Parameter	Max	Units	
Continuous Drain Current, VGS @ 5.0 V	5.6		
Continuous Drain Current, Vas @ 5.0 V	4.0	A	
Pulsed Drain Current ©	18		
Power Dissipation	43	w	
Power Dissipation (PCB Mount)**	3.7		
Linear Derating Factor	0.29	w/°c	
Linear Derating Factor (PCB Mount)**	0.025	VV/ C	
Gate-to-Source Voltage	±10	ν	
Single Pulse Avalanche Energy ②	100	mJ	
Avalanche Current ①	5.6	A	
Repetitive Avalanche Energy ①	4.3	mJ	
Peak Diode Recovery dv/dt ③	5.5	V/ns	
Junction and Storage Temperature Range	-55 to +175	°C	
Soldering Temperature, for 10 seconds	300 (1.6mm from case)		
	Continuous Drain Current, VGS @ 5.0 V Continuous Drain Current, VGS @ 5.0 V Pulsed Drain Current ① Power Dissipation Power Dissipation (PCB Mount)** Linear Derating Factor Linear Derating Factor (PCB Mount)** Gate-to-Source Voltage Single Pulse Avalanche Energy ② Avalanche Current ① Repetitive Avalanche Energy ① Peak Diode Recovery dv/dt ③ Junction and Storage Temperature Range	Continuous Drain Current, V _{GS} @ 5.0 V 5.6 Continuous Drain Current, V _{GS} @ 5.0 V 4.0 Pulsed Drain Current ⊕ 18 Power Dissipation 43 Power Dissipation (PCB Mount)** 3.7 Linear Derating Factor 0.29 Linear Derating Factor (PCB Mount)** 0.025 Gate-to-Source Voltage 100 Single Pulse Avalanche Energy ⊕ 100 Avalanche Current ⊕ 5.6 Repetitive Avalanche Energy ⊕ 4.3 Peak Diode Recovery dv/dt ③ 5.5 Junction and Storage Temperature Range 5.5 to +175	

Thermal Resistance

	Parameter	Min.	Тур.	Max.	Units
Rejc .	Junction-lo-Case		<u> </u>	3.5	
Reja	Junction-to-Ambient (PCB mount)**			40	°C/W
H _{0.1A}	Junction-to-Ambient	_		62]

^{**} When mounted on 1" square PCB (FR-4 or G-10 Material).

For recommended footprint and soldering techniques refer to application note #AN-994.



Electrical Characteristics @ T_J = 25°C (unless otherwise specified)

	Parameter	Min.	Тур.	Мах.	Units	Test Conditions
V _{(BR)DSS}	Drain-to-Source Breakdown Voltage	100	_		٧	V _{GS} =0V, I _D = 250μA
ΛV _{(BR)DSS} /ΔT _J	Breakdown Voltage Temp. Coefficient	-	0.12	_	V/°C	Reference to 25°C, I _D = 1mA
n	Static Drain-to-Source On-Resistance	_	_	0.54	Ω	V _{GS} =5.0V, I _D =3.4A ④
Ros(on)	Static Drain-io-Source On-Resistance	_		0.76	3.2	V _{GS} =4.0V, I _D =2.8A ⊕
V _{GS(III)}	Gate Threshold Voltage	1.0	_	2.0	٧	V _{DS} =V _{GS} , I _D = 250μA
g _{fs}	Forward Transconductance	1.9	_	_	S	V _{DS} =50V, I _D =3.4A ④
	Design to Pourse Leckogo Current	-	·	25	μA	V _{DS} =100V, V _{GS} =0V
DSS	Drain-to-Source Leakage Current		_	250	μΑ	V _{DS} =80V, V _{GS} =0V, T _J =150°C
1	Gate-to-Source Forward Leakage	T		100	nΑ	V _{GS} =10V
GSS	Gate-to-Source Reverse Leakage	-	-	-100		. V _{GS} =-10V
Qg	Total Gate Charge	I -	_	6.1		I ID=5.6A
Q _{gs}	Gate-to-Source Charge	-	_	2.6	nC	V _{US} =80V
Q _{qd}	Gate-to-Drain ("Miller") Charge			3.3		V _{GS} =5.0V See Fig. 6 and 13 €
t _{rl(an)}	Tum-On Delay Time		9.3	_		V _{DD} =50V
tr	Rise Time	-	47	_	ns	I _D =5.6A
t _{d(off)}	Turn-Off Delay Time	<u> </u>	16	_	1 113	R _G =12Ω
tı	Fall Time	_	18	_		R _D =8,4Ω See Figure 10 €
L _D	Internal Drain Inductance	_	4.5	_	- nH	Between lead, 6 mm (0.25in.) from package
Ls	Internal Source Inductance		7.5			and center of die contact
Ciss	Input Capacitance	_	250	_	рF	V _{CS} =0V
Coss	Output Capacitance	-	80	_		V _{DS} = 15V
Crsa	Reverse Transfer Capacitance	' —	15			f=1.0MHz See Figure 5

Source-Drain Ratings and Characteristics

	Parameter	· Min.	Тур.	Max.	Units	Test Conditions
Is	Continuous Source Current (Body Diode)	-	_	5.6	A	MOSFET symbol showing the
I _{SM}	Pulsed Source Current (Body Diode) ①		_	18		integral reverse chip-n junction diode.
Vsp	Diode Forward Voltage		_	2.5	٧	T _J =25°C, I _S =5.6A, V _{GS} =0V @
t _{rr}	Reverse Recovery Time		110	130	ns	TJ=250C, IF=5.6A
Qrr	Reverse Recovery Charge		0.50	0.65	uC	di/dt≕1'00A/μs ⊛
lon	Forward Tum-On Time	Intrinsi	Intrinsic turn-on time is neglegible (turn-on is dominated by Ls-Lc)			

Notes:

- ① Repetitive rating; pulse width limited by max, junction temperature (See Figure 11)
- ④ Pulse width ≤ 300 μs; duty cycle ≤2%.

 $\text{ (3) } I_{SD}{\leq}5.6A, \, di/dt{\leq}75A/\mu s, \, V_{DD}{\leq}V_{(BR)DSS}, \\$

- ② V_{DD}=25V, starting T_J-25°C, L=4.8mH R_G=25Ω, I_{AS}=5.6A (See Figure 12)
- Document Number: 90380

TJ≤175°C





Fig 1. Typical Output Characteristics, TC=25°C



I_D, Drain Current (Amps) 10-1 VDS PULSE V_{GS}, Gate-to-Source Voltage (volts)

Fig 3. Typical Transfer Characteristics




Fig 4. Normalized On-Resistance Vs. Temperature




Fig 5. Typical Capacitance Vs. Drain-to-Source Voltage




Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 6. Typical Gate Charge Vs. Gate-to-Source Voltage




Fig 8. Maximum Safe Operating Area




Fig 9. Maximum Drain Current Vs. Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 13a. Basic Gate Charge Waveform




Fig 12c. Maximum Avalanche Energy Vs. Drain Current




Fig 13b. Gate Charge Test Circuit

Appendix A: Figure 14, Peak Diode Recovery dv/dt Test Circuit - See page 1505

Appendix B: Package Outline Mechanical Drawing - See page 1507

Appendix C: Part Marking Information - See page 1515

Appendix D: Tape & Reel Information – See page 1519

International Rectifier



Vishay

Notice

The products described herein were acquired by Vishay Intertechnology, Inc., as part of its acquisition of International Rectifier's Power Control Systems (PCS) business, which closed in April 2007. Specifications of the products displayed herein are pending review by Vishay and are subject to the terms and conditions shown below.

Specifications of the products displayed herein are subject to change without notice. Vishay Intertechnology, Inc., or anyone on its behalf, assumes no responsibility or liability for any errors or inaccuracies.

Information contained herein is intended to provide a product description only. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Vishay's terms and conditions of sale for such products, Vishay assumes no liability whatsoever, and disclaims any express or implied warranty, relating to sale and/or use of Vishay products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright, or other intellectual property right.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications. Customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Vishay for any damages resulting from such improper use or sale.

International Rectifier[®], IR[®], the IR logo, HEXFET[®], HEXSense[®], HEXDIP[®], DOL[®], INTERO[®], and POWIRTRAIN[®] are registered trademarks of International Rectifier Corporation in the U.S. and other countries. All other product names noted herein may be trademarks of their respective owners.

Document Number: 99901 www.vishay.com
Revision: 12-Mar-07 1