

Vishay Siliconix

## Temperature Sensing MOSFET, N-Channel 40-V (D-S)

PRODUCT SUMMARY			
V <sub>(BR)DSS</sub> (V)	$r_{DSS}(V)$ $r_{DS(on)}(\Omega)$		
40	0.009 at V <sub>GS</sub> = 10 V	60 <sup>a</sup>	
	0.012 at V <sub>GS</sub> = 4.5 V	60	

### Notes:

a. Package Limited.

### **DESCRIPTION**

The SUM60N04-12LT is a 40 V N-Channel, 15 m $\Omega$  logic level MOSFET in a 5-lead D<sup>2</sup>PAK package built on the Vishay Siliconix proprietary high-cell density TrenchFET technology.

Two anti-parallel electrically isolated poly-silicon diodes are used to sense the temperature changes in the MOSFET.

The gate of the MOSFET is protected from high voltage transients by two back-to-back poly-silicon zener diodes.

### **FEATURES**

Temperature-Sense Diodes for Thermal Shutdown



TrenchFET<sup>®</sup> Power MOSFET

• 175 °C Maximum Junction Temperature


RoHS COMPLIANT

- ESD Protected: 2000 V
- Logic-Level Low On-Resistance
- Avalanche Rated
- Low Gate Charge
- · Fast Turn-On Time
- 100 % R<sub>g</sub> Tested
- 5 Lead D<sup>2</sup>PAK

### **APPLICATIONS**


Industrial

### **FUNCTIONAL BLOCK DIAGRAM AND PIN CONFIGURATION**



Ordering Information: SUM60N04-12LT

SUM60N04-12LT-E3 (Lead (Pb)-free)



N-Channel MOSFET

Document Number: 71620 S-80272-Rev. C, 11-Feb-08

<sup>\*</sup> Pb containing terminations are not RoHS compliant, exemptions may apply.

## SUM60N04-12LT

## Vishay Siliconix



<b>ABSOLUTE MAXIMUM RATIN</b>	IGS T <sub>A</sub> = 25 °C, unless o	therwise noted		
Parameter	Symbol	Limit	Unit	
Drain-Source Voltage	V <sub>DS</sub>	40		
Gate-Source Voltage	V <sub>GS</sub>	± 20	V	
V <sub>GS</sub> Clamp Current	l <sub>G</sub>	50	mA	
Continuous Drain Current (T <sub>.1</sub> = 175 °C)	T <sub>C</sub> = 25 °C		60 <sup>a</sup>	
Continuous Diam Current (1 <sub>J</sub> = 175 C)	T <sub>C</sub> = 100 °C	I <sub>D</sub>	50	А
Avalanche Current	I <sub>AR</sub>	50		
Repetitive Avalanche Energy L = 0.1 mH		E <sub>AR</sub>	125	mJ
Source-to-Anode Voltage	V <sub>SA</sub>	100	V	
Source-to-Cathode Voltage	V <sub>SC</sub>	100	7 v	
Maximum Power Dissipation <sup>a</sup>	T <sub>C</sub> = 25 °C	В	110	147
	$T_C = 25  ^{\circ}C$ $T_A = 25  ^{\circ}C^d$	P <sub>D</sub>	3.75	W
Operating Junction and Storage Temperatur	T <sub>J</sub> , T <sub>stg</sub>	- 55 to 175	°C	

THERMAL RESISTANCE RATINGS				
Parameter	Symbol	Limit	Unit	
Junction-to-Ambient <sup>d</sup>	R <sub>thJA</sub>	40	°C/W	
Junction-to-Case	R <sub>thJC</sub>	1.35		

### Notes:

- a. Package limited.
- b. Duty Cycle  $\leq$  1 %.
- c. See SOA curve for voltage derating.
- d. When Mounted on 1" square PCB FR4.





Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit	
Static	•						
Drain-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	40				
V <sub>GS</sub> Clamp Voltage	$V_{GS}$	$V_{DS} = 0 \text{ V, } I_{G} = 20  \mu\text{A}$	10		20	V	
Gate-Threshold Voltage	V <sub>GS(th)</sub>	$V_{DS} = V_{GS}$ , $I_{DS} = 1$ mA	1		2		
Gate-Body Leakage	I <sub>GSS</sub>	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 5 \text{ V}$			± 250	nA	
Zero Gate Voltage Drain Current		V <sub>DS</sub> = 40 V, V <sub>GS</sub> = 0 V			1	μΑ	
	I <sub>DSS</sub>	V <sub>DS</sub> = 40 V, V <sub>GS</sub> = 0 V, T <sub>J</sub> = 125 °C			50		
		V <sub>DS</sub> = 40 V, V <sub>GS</sub> = 0 V, T <sub>J</sub> = 175 °C			250		
Drain-Source On-State Resistance <sup>a</sup>		$V_{GS} = 10 \text{ V}, I_D = 20 \text{ A}$		0.0075	0.009	Ω	
	r	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 20 A, T <sub>J</sub> = 125 °C			0.0135		
	r <sub>DS(on)</sub>	$V_{GS} = 10 \text{ V}, I_D = 20 \text{ A}, T_J = 175 ^{\circ}\text{C}$			0.018		
		$V_{GS} = 4.5 \text{ V}, I_D = 20 \text{ A}$		0.0095	0.012		
Occasion Riverby Ferroman Welliams	V <sub>FD1</sub>	I <sub>F</sub> = 250 μA	675		735		
Sense Diode Forward Voltage	$V_{FD2}$	I <sub>F</sub> = 250 μA	675		735	mV	
Sense Diode Forward Voltage Increase	$\Delta V_{F}$	From $I_F = 125 \mu A$ to $I_F = 250 \mu A$	25		50		
Forward Transconductance <sup>a</sup>	9 <sub>fs</sub>	$V_{DS} = 15 \text{ V}, I_{D} = 20 \text{ A}$		35		S	
Dynamic <sup>b</sup>							
Input Capacitance	C <sub>iss</sub>			1920			
Output Capacitance	C <sub>oss</sub>	$V_{GS} = 0 \text{ V}, V_{DS} = 25 \text{ V}, f = 1 \text{ MHz}$		560		pF	
Reverse Transfer Capacitance	C <sub>rss</sub>			210			
Total Gate Charge <sup>c</sup>	$Q_g$			51	70		
Gate-Source Charge <sup>c</sup>	Q <sub>gs</sub>	$V_{DS} = 20 \text{ V}, V_{GS} = 10 \text{ V}, I_{D} = 25 \text{ A}$		5.5		nC	
Gate-Drain Charge <sup>c</sup>	$Q_{gd}$			12			
Gate Resistance	$R_g$		1.2		4.1	Ω	
Turn-On Delay Time <sup>c</sup>	t <sub>d(on)</sub>			20	40		
Rise Time <sup>c</sup>	t <sub>r</sub>	$V_{DD}$ = 20 V, $R_L$ = 0.8 $\Omega$		70	120	ns	
Turn-Off Delay Time <sup>c</sup>	t <sub>d(off)</sub>	$\text{I}_\text{D}\cong \text{25 A}, \text{V}_\text{GEN}=\text{10 V}, \text{R}_\text{g}=\text{2.5 }\Omega$		35	70		
Fall Time <sup>c</sup>	t <sub>f</sub>			20	40	Ì	
Source-Drain Diode Ratings and Char	acteristics T	<sub>C</sub> = 25 °C <sup>b</sup>		•			
Continuous Current	I <sub>S</sub>				60	^	
Pulsed Current	I <sub>SM</sub>				240	_ A	
Forward Voltage <sup>a</sup>	V <sub>SD</sub>	$I_F = 60 \text{ A}, V_{GS} = 0 \text{ V}$			1.4	V	
Reverse Recovery Time	t <sub>rr</sub>	I <sub>F</sub> = 60 A, di/dt = 100 A/μs		40	60	ns	

### Notes:

- a. Pulse test; pulse width  $\leq 300~\mu s,$  duty cycle  $\leq 2~\%.$
- b. Guaranteed by design, not subject to production testing.
- c. Independent of operating temperature.


Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **SUM60N04-12LT**

## Vishay Siliconix

# VISHAY.

### TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




 $V_{DS}$  - Drain-to-Source Voltage (V)  $\label{eq:capacitance}$  Q<sub>g</sub> - Total Gate Charge (nC)


**Gate Charge** 




### TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




### On-Resistance vs. Junction Temperature




Avalanche Current vs. Time




Sense Diode Forward Voltage vs. Temperature



Source-Drain Diode Forward Voltage



Drain-Source Breakdown vs.
Junction Temperature





Sense Diode Forward Voltage

## Vishay Siliconix




### TYPICAL CHARACTERISTICS OF G-S CLAMPING DIODES 25 °C, unless otherwise noted









The SUM60N04-12LT provides a non-committed diode to allow temperature sensing of the actual MOSFET chip. The addition of one simple comparator and a few other components is all that is required to implement a temperature protected MOSFET. Since it has a very tight tolerance on forward voltage, the forward voltage of the diode can be used to provide to shutdown signal. The diode forward voltage falls to around 0.4 V with a bias current of 250  $\mu A$  when the MOSFET chip is close to the maximum permitted temperature value. The external comparator used to detect over temperature can also be used as a driver stage for the MOSFET, meaning that the on/off input is logic compatible, and can be driven from a logic gate.

A typical circuit is shown in Figure 1. Here a LMV321 operational amplifier is used to drive the MOSFET, and as a comparator to when the maximum junction temperature is reached. The circuit will turn on once more when the chip has cooled to approximately 110 °C, and can cycle on and off until the fault is cleared or the power is removed. This circuit has assumed a 5 V rail is available, but the circuit could easily be adapted for a 12 V rail, for example.

The LMV321 op amp was selected to give reasonable output current to drive the MOSFET at a reasonable price. The SC-70 package means that the protection circuit uses very little board space. However the limited output current means that it can only be used in slow switching applications, where one microsecond switching time and limited dv/dt immunity can be accepted. For PWM and other faster applications, a buffer should be added to drive the MOSFET, or the schematic in Figure 2 used to give fast switching speed.

Figure 1.

The reference voltage for the trip point is derived from the 5 V rail, which should have reasonable voltage accuracy and stability ( $\pm$  0.5 V). A voltage reference could be added if required, but the circuit is only intended to make the MOSFET invulnerable to drastic faults that might otherwise cause it to fail, not to give a precise shutdown point. 1 % resistors are used to provide a reference voltage of 0.545 V, giving a nominal rising trip point of around 155 °C, allowing for the hysteresis drop over R7.

A 560 pF capacitor across the inputs of the comparator provides some noise immunity and gives a response time of around a micro second, just faster than the switching speed of the MOSFET in this circuit (faster response has diminishing returns as the turn-off time is fixed). This does have a side effect of introducing such a delay at turn-on. If this is an issue (although if this delay is an issue, the switching time should be reviewed also), a separate driver could be added using a comparator for over temperature detection only as shown in Figure 2. The diode is then left biased whenever the power is applied to the load and there is no turn-on delay. In a very noisy environment C1 should be increased and additional capacitors may also be required from each input of the comparator to ground and on the logic input.

### Vishay Siliconix



The bias current of 250  $\mu A$  nominal is derived from the input signal. In this manner, a simple comparator can be used as a driver for normal on/off operation and a fault detector circuit. The circuit used to provide the input signal must therefore be able to source 0.25 mA with no significant voltage drop.


The LMV321 can provide a output current of 60 mA typical, which provides reasonable switching time for non-PWM applications. A 560  $\Omega$  resistor is added in series to protect the op amp and to prevent instability, but will result in switching times of several micro seconds. A lower value may be possible depending on layout, but may violate conditions recommended by the op amp manufacturer.

Hysteresis is added by means of a resistor network around the comparator. Approximately 40 °C hysteresis is added using the components shown. This hysteresis could be reduced if necessary by increasing the value of R4. Another means of implementing hysteresis is to use the output of the comparator to provide some of the bias current for the sensing diode. When the comparator output is low (tripped/off), the bias current is reduced by, say, 150  $\mu$ A, causing the forward voltage to drop by around 50 mV. This concept

would also allow a lower sourcing capability in the logic circuit providing the on/off signal and therefore should be used if input current requirements become a problem.

With the input high, bias current flows and as long as the forward voltage of the diode is higher than 0.465 V, the comparator output is high and the MOSFET is on. If the forward voltage of the diode drops below 0.465 V, the comparator output goes low and the MOSFET is turned off. The gate drive voltage can also be used as an output signal (if required) for logic to interpret and to signify that there is a fault. Note the cathode of the sensing diode should NOT be connected directly to the source of the MOSFET as the noise introduced by high currents in the source loop could affect operation of the sensing circuit. A separate signal ground should be used and connect to power ground at one point only.

A variation on this schematic is shown in Figure 2. Here a low cost comparator (again in a SOT-23 or SC-70) is used to provide a fault output signal only. The diode bias current is taken from the 5 V. In this manner the diode bias is applied at all times, so the noise filtering capacitor, C1 will not introduce a turn-on delay. The fault output signal could be used to enable the gate driver as shown, or fed to larger monitoring circuit to shutdown the MOSFET.



Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <a href="http://www.vishay.com/ppg?71620">http://www.vishay.com/ppg?71620</a>.

## **Legal Disclaimer Notice**



Vishay

### **Notice**

Specifications of the products displayed herein are subject to change without notice. Vishay Intertechnology, Inc., or anyone on its behalf, assumes no responsibility or liability for any errors or inaccuracies.

Information contained herein is intended to provide a product description only. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Vishay's terms and conditions of sale for such products, Vishay assumes no liability whatsoever, and disclaims any express or implied warranty, relating to sale and/or use of Vishay products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright, or other intellectual property right.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications. Customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Vishay for any damages resulting from such improper use or sale.

www.vishay.com Revision: 08-Apr-05