# High Speed, Rail-to-Rail Output, Op Amp with Ultralow Power Down 

## FEATURES

Ultralow power-down current: $0.3 \mu \mathrm{~A} / \mathrm{amp}$ max Low quiescent current: $\mathbf{2 . 4} \mathbf{~ m A / a m p}$
High speed
175 MHz - 3 dB bandwidth
220 V/ $\mu \mathrm{s}$ slew rate
85 ns settling time to $0.1 \%$
Excellent video specifications
0.1 dB flatness: 14 MHz

Differential gain: 0.12\%
Differential phase: $0.09^{\circ}$
Single-supply operation: $\mathbf{2 . 7}$ V to 6 V
Rail-to-rail output
Output swings to within 80 mV of either rail
Low voltage offset: 0.6 mV

## APPLICATIONS

Portable multimedia players

## Video cameras

## Digital still cameras

## Consumer video

## GENERAL DESCRIPTION

The ADA4850-2 ${ }^{1}$ (dual) is a low price, high speed, voltage feedback rail-to-rail output op amp with ultralow power-down. Despite its low price, the ADA4850-2 provides excellent overall performance and versatility. The $175 \mathrm{MHz}-3 \mathrm{~dB}$ bandwidth and $220 \mathrm{~V} / \mu \mathrm{s}$ slew rate make this amplifier well-suited for many general-purpose, high speed applications.

The ADA4850-2 is designed to operate at supply voltages as low as 2.7 V and up to 6 V using only 2.4 mA of supply current per amplifier. To further reduce power consumption, the amplifier is equipped with a power-down mode, which lowers the supply current to less than $0.1 \mu \mathrm{~A}$, making it ideal in battery-powered applications.

The ADA4850 family provides users with a true single-supply capability, allowing input signals to extend 200 mV below the negative rail and to within 2.2 V of the positive rail. On the output, the amplifier can swing within 80 mV of either supply rail.

With its combination of low price, excellent differential gain ( $0.12 \%$ ), differential phase $\left(0.09^{\circ}\right)$, and 0.1 dB flatness out to 14 MHz , this amplifier is ideal for video applications.

Rev. 0
Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

## PIN CONFIGURATION



Figure 1. 16 -Lead, $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ LFCSP

The ADA4850-2 is available in a 16-lead, $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ LFCSP and is designed to work in the extended temperature range $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$.


Figure 2. Small Signal Frequency Response
${ }^{1}$ Patent pending.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

## TABLE OF CONTENTS

Specifications with +3 V Supply .....  3
Specifications with +5 V Supply .....  4
Absolute Maximum Ratings .....  5
Thermal Resistance .....  5
ESD Caution. .....  5
Typical Performance Characteristics .....  6
Circuit Description ..... 12
Headroom and Overdrive Recovery Considerations ..... 12
Operating the ADA4850-2 on Bipolar Supplies ..... 13
Power-Down Pin ..... 13
Outline Dimensions ..... 14
Ordering Guide ..... 14

## REVISION HISTORY

## 2/05—Revision 0: Initial Version

## SPECIFICATIONS WITH + 3 V SUPPLY

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{F}}=0 \Omega$ for $\mathrm{G}=+1, \mathrm{R}_{\mathrm{F}}=1 \mathrm{k} \Omega$ for $\mathrm{G}>+1, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$, unless otherwise noted.
Table 1.

| Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DYNAMIC PERFORMANCE <br> -3 dB Bandwidth <br> Bandwidth for 0.1 dB Flatness Slew Rate | $\begin{aligned} & \mathrm{G}=+1, \mathrm{~V}_{\mathrm{o}}=0.1 \mathrm{Vp-p} \\ & \mathrm{G}=+2, \mathrm{~V}_{\mathrm{o}}=0.5 \mathrm{Vp}-\mathrm{p}, \mathrm{R}_{\mathrm{L}}=150 \Omega \\ & \mathrm{G}=+2, \mathrm{~V}_{\mathrm{o}}=0.5 \mathrm{Vp} \mathrm{p}, \mathrm{R}_{\mathrm{L}}=150 \Omega \\ & \mathrm{G}=+2, \mathrm{~V}_{\mathrm{o}}=1 \mathrm{~V} \text { Step } \end{aligned}$ |  | $\begin{aligned} & 160 \\ & 45 \\ & 14 \\ & 110 \end{aligned}$ |  | MHz <br> MHz <br> MHz <br> V/ $\mu \mathrm{s}$ |
| NOISE/DISTORTION PERFORMANCE <br> Input Voltage Noise <br> Input Current Noise <br> Differential Gain <br> Differential Phase | $\begin{aligned} & \mathrm{f}=100 \mathrm{kHz} \\ & \mathrm{f}=100 \mathrm{kHz} \\ & \mathrm{G}=+3, \mathrm{NTSC}, R_{\mathrm{L}}=150 \Omega, \mathrm{~V}_{\mathrm{o}}=2 \mathrm{Vp-p} \\ & \mathrm{G}=+3, \mathrm{NTSC}, \mathrm{R}_{\mathrm{L}}=150 \Omega, \mathrm{~V}_{\mathrm{o}}=2 \mathrm{Vp-p} \end{aligned}$ |  | $\begin{aligned} & 10 \\ & 2.5 \\ & 0.2 \\ & 0.2 \end{aligned}$ |  | $\begin{aligned} & \mathrm{nV} / \sqrt{\mathrm{Hz}} \\ & \mathrm{pA} / \sqrt{\mathrm{Hz}} \\ & \% \\ & \text { Degrees } \\ & \hline \end{aligned}$ |
| DC PERFORMANCE <br> Input Offset Voltage Input Offset Voltage Drift Input Bias Current Input Bias Current Drift Input Bias Offset Current Open-Loop Gain | $\mathrm{V}_{\mathrm{o}}=0.25 \mathrm{~V}$ to 0.75 V | 78 | $\begin{aligned} & 0.6 \\ & 4 \\ & 2.4 \\ & 4 \\ & 30 \\ & 102 \\ & \hline \end{aligned}$ | 4.1 <br> 4.4 | mV <br> $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ <br> $\mu \mathrm{A}$ <br> $\mathrm{nA} /{ }^{\circ} \mathrm{C}$ <br> nA <br> dB |
| INPUT CHARACTERISTICS <br> Input Resistance <br> Input Capacitance <br> Input Common-Mode Voltage Range <br> Input Overdrive Recovery Time (Rise/Fall) <br> Common-Mode Rejection Ratio | Differential/common-mode $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=+3.5 \mathrm{~V} \text { to }-0.5 \mathrm{~V}, \mathrm{G}=+1 \\ & \mathrm{~V}_{\mathrm{CM}}=0.5 \mathrm{~V} \end{aligned}$ | -76 | $\begin{aligned} & 0.5 / 5.0 \\ & 1.2 \\ & -0.2 \text { to }+0.8 \\ & 60 / 50 \\ & -108 \end{aligned}$ |  | $\begin{aligned} & \mathrm{M} \Omega \\ & \mathrm{pF} \\ & \mathrm{~V} \\ & \mathrm{~ns} \\ & \mathrm{~dB} \end{aligned}$ |
| POWER-DOWN <br> Power-Down Input Voltage <br> Turn-Off Time <br> Turn-On Time <br> Power-Down Bias Current <br> Enabled <br> Power-Down | Power-down <br> Enabled <br> Power-down $=3 \mathrm{~V}$ <br> Power-down $=0 \mathrm{~V}$ |  | $\begin{aligned} & <0.6 \\ & >1.7 \\ & 0.7 \\ & 60 \\ & \\ & 37 \\ & 0.01 \end{aligned}$ | $\begin{aligned} & 47 \\ & 0.16 \end{aligned}$ | V <br> V <br> us <br> ns <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |
| OUTPUT CHARACTERISTICS <br> Output Overdrive Recovery Time (Rise/Fall) <br> Output Voltage Swing <br> Short-Circuit Current | $\mathrm{V}_{\mathbb{I}}=+0.7 \mathrm{~V} \text { to }-0.1 \mathrm{~V}, \mathrm{G}=+5$ <br> Sinking/sourcing | 0.06 to 2.83 | $\begin{aligned} & 70 / 100 \\ & 0.03 \text { to } 2.92 \\ & 105 / 74 \end{aligned}$ |  | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~V} \\ & \mathrm{~mA} \end{aligned}$ |
| POWER SUPPLY <br> Operating Range ${ }^{1}$ <br> Quiescent Current <br> Quiescent Current (Power-Down) Positive Power Supply Rejection Negative Power Supply Rejection | Both amplifiers enabled <br> Power-down = low $\begin{aligned} & +\mathrm{V}_{\mathrm{s}}=+3 \mathrm{~V} \text { to }+4 \mathrm{~V},-\mathrm{V}_{\mathrm{s}}=0 \mathrm{~V} \\ & +\mathrm{V}_{\mathrm{s}}=+3 \mathrm{~V},-\mathrm{V}_{\mathrm{s}}=0 \mathrm{~V} \text { to }-1 \mathrm{~V} \end{aligned}$ | 2.7 $\begin{aligned} & -83 \\ & -83 \end{aligned}$ | $\begin{aligned} & 4.7 \\ & <0.1 \\ & -100 \\ & -102 \end{aligned}$ | $\begin{aligned} & 6 \\ & 5.4 \\ & 0.3 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~mA} \\ & \mu \mathrm{~A} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \end{aligned}$ |

[^0]
## ADA4850-2

## SPECIFICATIONS WITH +5 V SUPPLY

$T_{A}=25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{F}}=0 \Omega$ for $\mathrm{G}=+1, \mathrm{R}_{\mathrm{F}}=1 \mathrm{k} \Omega$ for $\mathrm{G}>+1, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$, unless otherwise noted.
Table 2.

| Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DYNAMIC PERFORMANCE <br> -3 dB Bandwidth <br> Bandwidth for 0.1 dB Flatness Slew Rate <br> Settling Time to $0.1 \%$ | $\begin{aligned} & \mathrm{G}=+1, \mathrm{~V}_{\mathrm{o}}=0.1 \mathrm{~V} \text { p-p } \\ & \mathrm{G}=+1, \mathrm{~V}_{\mathrm{o}}=0.5 \mathrm{~V} \text { p-p } \\ & \mathrm{G}=+2, \mathrm{~V}_{\mathrm{o}}=1.4 \mathrm{Vp}-\mathrm{p}, \mathrm{R}_{\mathrm{L}}=150 \Omega \\ & \mathrm{G}=+2, \mathrm{~V}_{\mathrm{o}}=4 \mathrm{~V} \text { Step } \\ & \mathrm{G}=+2, \mathrm{~V}_{\mathrm{o}}=2 \mathrm{~V} \text { Step } \\ & \mathrm{G}=+2, \mathrm{~V}_{\mathrm{O}}=1 \mathrm{~V} \text { Step, } \mathrm{R}_{\mathrm{L}}=150 \Omega \end{aligned}$ |  | $\begin{aligned} & 175 \\ & 110 \\ & 9 \\ & 220 \\ & 160 \\ & 85 \\ & \hline \end{aligned}$ |  | MHz <br> MHz <br> MHz <br> V/ $\mu \mathrm{s}$ <br> V/ $\mu \mathrm{s}$ ns |
| NOISE/DISTORTION PERFORMANCE <br> Input Voltage Noise <br> Input Current Noise <br> Differential Gain <br> Differential Phase | $\begin{aligned} & \mathrm{f}=100 \mathrm{kHz} \\ & \mathrm{f}=100 \mathrm{kHz} \\ & \mathrm{G}=+3, \mathrm{NTSC}, R_{\mathrm{L}}=150 \Omega \\ & \mathrm{G}=+3, \mathrm{NTSC}, \mathrm{R}_{\mathrm{L}}=150 \Omega \end{aligned}$ |  | $\begin{aligned} & 10 \\ & 2.5 \\ & 0.12 \\ & 0.09 \end{aligned}$ |  | $\begin{aligned} & \mathrm{nV} / \sqrt{\mathrm{Hz}} \\ & \mathrm{pA} / \sqrt{\mathrm{Hz}} \\ & \% \\ & \text { Degrees } \\ & \hline \end{aligned}$ |
| DC PERFORMANCE <br> Input Offset Voltage Input Offset Voltage Drift Input Bias Current Input Bias Current Drift Input Bias Offset Current Open-Loop Gain | $\mathrm{V}_{\mathrm{o}}=2.25 \mathrm{~V}$ to 2.75 V | 83 | $\begin{aligned} & 0.6 \\ & 4 \\ & 2.3 \\ & 4 \\ & 30 \\ & 108 \end{aligned}$ | 4.2 4.2 | mV <br> $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ <br> $\mu \mathrm{A}$ <br> $\mathrm{nA} /{ }^{\circ} \mathrm{C}$ <br> nA <br> dB |
| INPUT CHARACTERISTICS <br> Input Resistance <br> Input Capacitance <br> Input Common-Mode Voltage Range Input Overdrive Recovery Time (Rise/Fall) Common-Mode Rejection Ratio | Differential/common-mode $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=+5.5 \mathrm{~V} \text { to }-0.5 \mathrm{~V}, \mathrm{G}=+1 \\ & \mathrm{~V}_{\mathrm{CM}}=2.0 \mathrm{~V} \end{aligned}$ | -85 | $\begin{aligned} & 0.5 / 5.0 \\ & 1.2 \\ & -0.2 \text { to }+2.8 \\ & 50 / 40 \\ & -110 \end{aligned}$ |  | $\mathrm{M} \Omega$ <br> pF <br> V <br> ns <br> dB |
| POWER-DOWN <br> Power-Down Input Voltage <br> Turn-Off Time <br> Turn-On Time <br> Power-Down Bias Current <br> Enabled <br> Power-Down | Power-down Enabled <br> Power-down $=5 \mathrm{~V}$ <br> Power-down $=0 \mathrm{~V}$ |  | $\begin{aligned} & <0.6 \\ & >1.7 \\ & 0.7 \\ & 50 \\ & \\ & 52 \\ & 0.02 \end{aligned}$ | $\begin{aligned} & 71 \\ & 0.17 \end{aligned}$ | V <br> V <br> $\mu \mathrm{s}$ <br> ns <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |
| OUTPUT CHARACTERISTICS <br> Output Overdrive Recovery Time (Rise/Fall) <br> Output Voltage Swing <br> Short-Circuit Current | $\mathrm{V}_{\mathrm{IN}}=+1.1 \mathrm{~V} \text { to }-0.1 \mathrm{~V}, \mathrm{G}=+5$ <br> Sinking/sourcing | 0.14 to 4.83 | $\begin{aligned} & 60 / 70 \\ & 0.07 \text { to } 4.92 \\ & 118 / 94 \end{aligned}$ |  | ns <br> V <br> mA |
| POWER SUPPLY <br> Operating Range ${ }^{1}$ <br> Quiescent Current <br> Quiescent Current (Power-Down) <br> Positive Power Supply Rejection <br> Negative Power Supply Rejection | Both amplifiers enabled <br> Power-down = low $\begin{aligned} & +\mathrm{V}_{\mathrm{s}}=+5 \mathrm{~V} \text { to }+6 \mathrm{~V},-\mathrm{V}_{\mathrm{s}}=0 \mathrm{~V} \\ & +\mathrm{V}_{\mathrm{s}}=+5 \mathrm{~V},-\mathrm{V}_{\mathrm{s}}=-0 \mathrm{~V} \text { to }-1 \mathrm{~V} \end{aligned}$ | 2.7 $\begin{aligned} & -84 \\ & -84 \end{aligned}$ | $\begin{aligned} & 4.9 \\ & <0.1 \\ & -98 \\ & -102 \end{aligned}$ | $\begin{aligned} & 6 \\ & 5.6 \\ & 0.3 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~mA} \\ & \mu \mathrm{~A} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \end{aligned}$ |

[^1]
## ABSOLUTE MAXIMUM RATINGS

Table 3.

| Parameter | Rating |
| :--- | :--- |
| Supply Voltage | 12.6 V |
| Power Dissipation | See Figure 3 |
| Power Down Pin Voltage | $\left(-\mathrm{V}_{\mathrm{s}}+6\right) \mathrm{V}$ |
| Common-Mode Input Voltage | $\left(-\mathrm{V}_{\mathrm{s}}-0.5\right) \mathrm{V}$ to $\left(+\mathrm{V}_{\mathrm{S}}+0.5\right) \mathrm{V}$ |
| Differential Input Voltage | $+\mathrm{V}_{\mathrm{s}}$ to $-\mathrm{V}_{\mathrm{s}}$ |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Operating Temperature Range | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Lead Temperature Range <br> (Soldering 10 sec) | $300^{\circ} \mathrm{C}$ |
| Junction Temperature | $150^{\circ} \mathrm{C}$ |

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## THERMAL RESISTANCE

$\theta_{J A}$ is specified for the worst-case conditions, that is, $\theta_{\mathrm{JA}}$ is specified for the device soldered in the circuit board for surfacemount packages.
Table 4. Thermal Resistance

| Package Type | $\boldsymbol{\theta}_{\mathrm{JA}}$ | Unit |
| :--- | :--- | :--- |
| LFCSP | 91 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## Maximum Power Dissipation

The maximum safe power dissipation for the ADA4850-2 is limited by the associated rise in junction temperature $\left(\mathrm{T}_{\mathrm{J}}\right)$ on the die. At approximately $150^{\circ} \mathrm{C}$, which is the glass transition temperature, the plastic changes its properties. Even temporarily exceeding this temperature limit may change the stresses that the package exerts on the die, permanently shifting the parametric performance of the ADA4850-2. Exceeding a junction temperature of $150^{\circ} \mathrm{C}$ for an extended period of time can result in changes in silicon devices, potentially causing degradation or loss of functionality.

The power dissipated in the package $\left(\mathrm{P}_{\mathrm{D}}\right)$ is the sum of the quiescent power dissipation and the power dissipated in the die due to the ADA4850-2 drive at the output. The quiescent power is the voltage between the supply pins $\left(\mathrm{V}_{\mathrm{s}}\right)$ times the quiescent current (Is).

$$
\begin{aligned}
P_{D} & =\text { Quiescent Power }+(\text { Total Drive Power }- \text { Load Power }) \\
P_{D} & =\left(V_{S} \times I_{S}\right)+\left(\frac{V_{S}}{2} \times \frac{V_{\text {OUT }}}{R_{L}}\right)-\frac{V_{\text {OUT }}{ }^{2}}{R_{L}}
\end{aligned}
$$

RMS output voltages should be considered. If $R_{L}$ is referenced to $-V_{s}$, as in single-supply operation, the total drive power is $V_{s} \times$ Iout. If the rms signal levels are indeterminate, consider the worst case, when $V_{\text {out }}=V_{S} / 4$ for $R_{L}$ to midsupply.

$$
P_{D}=\left(V_{S} \times I_{S}\right)+\frac{\left(V_{S} / 4\right)^{2}}{R_{L}}
$$

In single-supply operation with $R_{L}$ referenced to $-V_{S}$, the worst case is $V_{\text {OUT }}=V_{S} / 2$.

Airflow increases heat dissipation, effectively reducing $\theta_{J A}$. Also, more metal directly in contact with the package leads and exposed paddle from metal traces, through holes, ground, and power planes reduce $\theta_{\mathrm{JA}}$.

Figure 3 shows the maximum safe power dissipation in the package vs. the ambient temperature for the LFCSP $\left(91^{\circ} \mathrm{C} / \mathrm{W}\right)$ package on a JEDEC standard 4-layer board. $\theta_{\mathrm{JA}}$ values are approximations.


Figure 3. Maximum Power Dissipation vs. Temperature for a 4-Layer Board

## ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

## ADA4850-2

## TYPICAL PERFORMANCE CHARACTERISTICS

$T_{A}=25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{F}}=0 \Omega$ for $\mathrm{G}=+1, \mathrm{R}_{\mathrm{F}}=1 \mathrm{k} \Omega$ for $\mathrm{G}>+1, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$, unless otherwise noted.


Figure 4. Small Signal Frequency Response for Various Gains


Figure 5. Small Signal Frequency Response for Various Loads


Figure 6. Small Signal Frequency Response for Various Supplies


Figure 7. Small Signal Frequency Response for Various Capacitor Loads


Figure 8. 0.1 dB Flatness Response


Figure 9. Large Frequency Response for Various Loads


Figure 10. Small Signal Frequency Response for Various Temperatures


Figure 11. Small Signal Frequency Response for Various Temperatures


Figure 12. Open-Loop Gain and Phase vs. Frequency


Figure 13. Slew Rate vs. Output Voltage


Figure 14. Supply Current vs. Power-Down Voltage


Figure 15. Crosstalk vs. Frequency

## ADA4850-2



Figure 16. Harmonic Distortion vs. Frequency for Various Loads


Figure 17. Harmonic Distortion vs. Frequency for Various Vout


Figure 18. Small Signal Transient Response for Various Supplies


Figure 19. Small Signal Transient Response for Capacitive Load


Figure 20. Large Signal Transient Response


Figure 21. Large Signal Transient Response for Various Supplies


Figure 22. Enable/Disable Time


Figure 23. Input Overdrive Recovery


Figure 24. Output Overdrive Recovery


Figure 25. Voltage Noise vs. Frequency


Figure 26. Current Noise vs. Frequency


Figure 27. Input Offset Voltage Distribution


Figure 28. Input Offset Voltage vs. Common-Mode Voltage


Figure 29. Output Saturation Voltage vs. Load Current (Voltage Differential from Rails)


Figure 30. Power-Down Bias Current vs. Temperature for Various Supplies


Figure 31. Input Bias Current vs. Temperature for Various Supplies


Figure 32. Output Saturation Voltage vs. Temperature (Voltage Differential from Rails)


Figure 33. Current vs. Temperature for Various Supplies


Figure 34. Power Supply Rejection (PSR) vs. Frequency


Figure 35. Input Offset Voltage vs. Temperature for Various Supplies


Figure 36. Common-Mode Rejection Ratio (CMRR) vs. Frequency

## ADA4850-2

## CIRCUIT DESCRIPTION

The ADA4850-2 features a high slew rate input stage that is a true single-supply topology, capable of sensing signals at or below the negative supply rail. The rail-to-rail output stage can swing to within 80 mV of either supply rail when driving light loads and within 0.17 V when driving $150 \Omega$. High speed performance is maintained at supply voltages as low as 2.7 V .

## HEADROOM AND OVERDRIVE RECOVERY CONSIDERATIONS

## Input

The ADA4850-2 is designed for use in low voltage systems. To obtain optimum performance, it is useful to understand the behavior of the amplifier as input and output signals approach the amplifier's headroom limits. The input common-mode voltage range extends 200 mV below the negative supply voltage or ground for single-supply operation to within 2.2 V of the positive supply voltage. Therefore, in a gain of +3 , the ADA4850-2 can provide full rail-to-rail output swing for supply voltage as low as 3.3 V , assuming the input signal swing is from $-\mathrm{V}_{\mathrm{S}}$ (or ground) to 1.1 V .

Exceeding the headroom limit is not a concern for any inverting gain on any supply voltage, as long as the reference voltage at the amplifier's positive input lies within the amplifier's input common-mode range.

The input stage sets the headroom limit for signals when the amplifier is used in a gain of +1 for signals approaching the positive rail. For high speed signals, however, there are other considerations. Figure 37 shows -3 dB bandwidth vs. dc input voltage for a unity-gain follower. As the common-mode voltage approaches the positive supply, the bandwidth begins to drop when within 2 V of $+\mathrm{V}_{\mathrm{s}}$. This can manifest itself in increased distortion or settling time.


Figure 37. Unity-Gain Follower Bandwidth vs. Frequency for Various Input Common-Mode

Higher frequency signals require more headroom than the lower frequencies to maintain distortion performance. Figure 38 illustrates how the rising edge settling time for the amplifier configured as a unity-gain follower stretches out as the top of a 1 V step input approaches and exceeds the specified input common-mode voltage limit.


Figure 38. Pulse Response, Input Headroom Limits
The recovery time from input voltages 2.2 V or closer to the positive supply is approximately 50 ns , which is limited by the settling artifacts caused by transistors in the input stage coming out of saturation.

The ADA4850-2 does not exhibit phase reversal, even for input voltages beyond the voltage supply rails. Going more than 0.6 V beyond the power supplies turns on protection diodes at the input stage, which greatly increase the current draw of the devices.

## Output

For signals approaching the negative supply and inverting gain, and high positive gain configurations, the headroom limit is the output stage. The ADA4850-2 amplifiers use a common-emitter output stage. This output stage maximizes the available output range, limited by the saturation voltage of the output transistors. The saturation voltage increases with drive current, due to the output transistor collector resistance.

As the saturation point of the output stage is approached, the output signal shows increasing amounts of compression and clipping. As in the input headroom case, higher frequency signals require a bit more headroom than the lower frequency signals.

Output overload recovery is typically within 40 ns after the amplifier's input is brought to a nonoverloading value.

Figure 39 shows the output recovery transients for the amplifier recovering from a saturated output from the top and bottom supplies to a point at midsupply.


Figure 39. Overload Recovery

## OPERATING THE ADA4850-2 ON BIPOLAR SUPPLIES

The ADA4850-2 can operate on bipolar supplies up to $\pm 5 \mathrm{~V}$. The only restriction is that the voltage between $-\mathrm{V}_{\mathrm{s}}$ and the powerdown pin must not exceed 6 V . Voltage differences greater than 6 V can cause permanent damage to the amplifier. For example, when operating on $\pm 5 \mathrm{~V}$ supplies, the power-down pin must not exceed +1 V .

## POWER-DOWN PIN

The ADA4850-2 features an ultralow power-down mode that lowers the supply current to less than $0.1 \mu \mathrm{~A}$. When a powerdown pin (Pin 13 or Pin 14) is brought to within 1 V of the negative supply, the amplifier is powered down. Table 5 outlines the power-down pin functionality. The power-down pins (PD) should not be left floating.

Table 5. Power-Down Pin Functionality

| Supply Voltage | $\mathbf{3}$ V | $\mathbf{5}$ V |
| :--- | :--- | :--- |
| Powered Down | 0 V to 0.6 V | 0 V to 0.6 V |
| Enabled | 1.7 V to 3 V | 1.7 V to 5 V |

## ADA4850-2

## OUTLINE DIMENSIONS



Figure 40. 16-Lead Lead Frame Chip Scale Package [LFCSP] (CP-16-3)
Dimensions shown in millimeters

| ORDERING GUIDE |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Model | Temperature Range | Package Description | Package Outline | Branding |
| ADA4850-2YCPZ-R2 ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16-Lead Lead Frame Chip Scale Package (LFCSP) | CP-16-3 | HTB |
| ADA4850-2YCPZ-RL ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16-Lead Lead Frame Chip Scale Package (LFCSP) | CP-16-3 | HTB |
| ADA4850-2YCPZ-RL7 ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16-Lead Lead Frame Chip Scale Package (LFCSP) | CP-16-3 | HTB |

${ }^{1} \mathrm{Z}=\mathrm{Pb}$-free part.

NOTES

## ADA4850-2

## NOTES


[^0]:    ${ }^{1}$ For operation on bipolar supplies, see the Operating the ADA4850-2 on Bipolar Supplies section.

[^1]:    ${ }^{1}$ For operation on bipolar supplies, see the Operating the ADA4850-2 on Bipolar Supplies section.

