


**Applications**

- Zero Voltage Switching SMPS
- Telecom and Server Power Supplies
- Uninterruptible Power Supplies
- Motor Control applications

$V_{DSS}$	$R_{DS(on)}$ typ.	$T_{rr}$ typ.	$I_D$
600V	270mΩ	160ns	21A

**Features and Benefits**

- SuperFast body diode eliminates the need for external diodes in ZVS applications.
- Lower Gate charge results in simpler drive requirements.
- Enhanced dv/dt capabilities offer improved ruggedness.
- Higher Gate voltage threshold offers improved noise immunity.



**Absolute Maximum Ratings**

	Parameter	Max.	Units
$I_D$ @ $T_C = 25^\circ\text{C}$	Continuous Drain Current, $V_{GS}$ @ 10V	21	A
$I_D$ @ $T_C = 100^\circ\text{C}$	Continuous Drain Current, $V_{GS}$ @ 10V	13	
$I_{DM}$	Pulsed Drain Current ①	84	
$P_D$ @ $T_C = 25^\circ\text{C}$	Power Dissipation	330	W
	Linear Derating Factor	2.6	W/°C
$V_{GS}$	Gate-to-Source Voltage	±30	V
dv/dt	Peak Diode Recovery dv/dt ③	16	V/ns
$T_J$ $T_{STG}$	Operating Junction and Storage Temperature Range	-55 to + 150	°C
	Soldering Temperature, for 10 seconds	300 (1.6mm from case )	
	Mounting torque, 6-32 or M3 screw	1.1(10)	

**Diode Characteristics**

Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
$I_S$	Continuous Source Current (Body Diode)	—	—	21	A	MOSFET symbol showing the integral reverse p-n junction diode.
$I_{SM}$	Pulsed Source Current (Body Diode) ①	—	—	84		
$V_{SD}$	Diode Forward Voltage	—	—	1.5	V	$T_J = 25^\circ\text{C}$ , $I_S = 21\text{A}$ , $V_{GS} = 0\text{V}$ ④
$t_{rr}$	Reverse Recovery Time	—	160	240	ns	$T_J = 25^\circ\text{C}$ , $I_F = 21\text{A}$
		—	400	610		$T_J = 125^\circ\text{C}$ , $di/dt = 100\text{A}/\mu\text{s}$ ④
$Q_{rr}$	Reverse Recovery Charge	—	480	730	nC	$T_J = 25^\circ\text{C}$ , $I_S = 21\text{A}$ , $V_{GS} = 0\text{V}$ ④
		—	1540	2310		$T_J = 125^\circ\text{C}$ , $di/dt = 100\text{A}/\mu\text{s}$ ④
$I_{RRM}$	Reverse Recovery Current	—	5.3	7.9	A	$T_J = 25^\circ\text{C}$
$t_{on}$	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				

## Static @ $T_J = 25^\circ\text{C}$ (unless otherwise specified)

Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
$V_{(BR)DSS}$	Drain-to-Source Breakdown Voltage	600	—	—	V	$V_{GS} = 0V, I_D = 250\mu A$
$\Delta V_{(BR)DSS}/\Delta T_J$	Breakdown Voltage Temp. Coefficient	—	0.42	—	V/°C	Reference to $25^\circ\text{C}$ , $I_D = 1mA$
$R_{DS(on)}$	Static Drain-to-Source On-Resistance	—	270	320	m $\Omega$	$V_{GS} = 10V, I_D = 13A$ ④
$V_{GS(th)}$	Gate Threshold Voltage	3.0	—	5.0	V	$V_{DS} = V_{GS}, I_D = 250\mu A$
$I_{DSS}$	Drain-to-Source Leakage Current	—	—	50	$\mu A$	$V_{DS} = 600V, V_{GS} = 0V$
		—	—	2.0	mA	$V_{DS} = 480V, V_{GS} = 0V, T_J = 125^\circ\text{C}$
$I_{GSS}$	Gate-to-Source Forward Leakage	—	—	100	nA	$V_{GS} = 30V$
	Gate-to-Source Reverse Leakage	—	—	-100	nA	$V_{GS} = -30V$
$R_G$	Internal Gate Resistance	—	0.63	—	$\Omega$	$f = 1MHz$ , open drain

## Dynamic @ $T_J = 25^\circ\text{C}$ (unless otherwise specified)

Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
$g_{fs}$	Forward Transconductance	11	—	—	S	$V_{DS} = 50V, I_D = 13A$
$Q_g$	Total Gate Charge	—	—	150	nC	$I_D = 21A$ $V_{DS} = 480V$ $V_{GS} = 10V$ , See Fig. 7 & 15 ④
$Q_{gs}$	Gate-to-Source Charge	—	—	46		
$Q_{gd}$	Gate-to-Drain ("Miller") Charge	—	—	64		
$t_{d(on)}$	Turn-On Delay Time	—	20	—	ns	$V_{DD} = 300V$ $I_D = 21A$ $R_G = 1.3\Omega$ $V_{GS} = 10V$ , See Fig. 11a & 11b ④
$t_r$	Rise Time	—	58	—		
$t_{d(off)}$	Turn-Off Delay Time	—	33	—		
$t_f$	Fall Time	—	10	—		
$C_{iss}$	Input Capacitance	—	4000	—	pF	$V_{GS} = 0V$ $V_{DS} = 25V$ $f = 1.0MHz$ , See Fig. 5 $V_{GS} = 0V, V_{DS} = 0V$ to $480V$ ⑤
$C_{oss}$	Output Capacitance	—	340	—		
$C_{riss}$	Reverse Transfer Capacitance	—	29	—		
$C_{oss\ eff.}$	Effective Output Capacitance	—	170	—		
$C_{oss\ eff. (ER)}$	Effective Output Capacitance (Energy Related)	—	130	—		

## Avalanche Characteristics

Symbol	Parameter	Typ.	Max.	Units
$E_{AS}$	Single Pulse Avalanche Energy ②	—	420	mJ
$I_{AR}$	Avalanche Current ①	—	21	A
$E_{AR}$	Repetitive Avalanche Energy ①	—	33	mJ

## Thermal Resistance

Symbol	Parameter	Typ.	Max.	Units
$R_{\theta JC}$	Junction-to-Case ⑥	—	0.38	°C/W
$R_{\theta CS}$	Case-to-Sink, Flat, Greased Surface	0.24	—	
$R_{\theta JA}$	Junction-to-Ambient ⑥	—	40	

### Notes:


- ① Repetitive rating; pulse width limited by max. junction temperature. (See Fig. 12)
- ② Starting  $T_J = 25^\circ\text{C}$ ,  $L = 1.9mH$ ,  $R_G = 25\Omega$ ,  $I_{AS} = 21A$ . (See Figure 14a)
- ③  $I_{SD} \leq 21A$ ,  $di/dt \leq 788A/\mu s$ ,  $V_{DD} \leq V_{(BR)DSS}$ ,  $T_J \leq 150^\circ\text{C}$ .

④ Pulse width  $\leq 300\mu s$ ; duty cycle  $\leq 2\%$ .


⑤  $C_{oss\ eff.}$  is a fixed capacitance that gives the same charging time as  $C_{oss}$  while  $V_{DS}$  is rising from 0 to 80%  $V_{DSS}$ .

$C_{oss\ eff. (ER)}$  is a fixed capacitance that stores the same energy as  $C_{oss}$  while  $V_{DS}$  is rising from 0 to 80%  $V_{DSS}$ .


⑥  $R_{\theta}$  is measured at  $T_J$  approximately  $90^\circ\text{C}$




**Fig 1.** Typical Output Characteristics



**Fig 2.** Typical Output Characteristics




**Fig 3.** Typical Transfer Characteristics




**Fig 4.** Normalized On-Resistance vs. Temperature


# IRFP21N60L




**Fig 5.** Typical Capacitance vs. Drain-to-Source Voltage




**Fig 6.** Typ. Output Capacitance Stored Energy vs.  $V_{DS}$




**Fig 7.** Typical Gate Charge vs. Gate-to-Source Voltage




**Fig 8.** Typical Source-Drain Diode Forward Voltage




**Fig 9.** Maximum Safe Operating Area




**Fig 10.** Maximum Drain Current vs. Case Temperature




**Fig 11a.** Switching Time Test Circuit




**Fig 11b.** Switching Time Waveforms




**Fig 12.** Maximum Effective Transient Thermal Impedance, Junction-to-Case




**Fig 13.** Threshold Voltage vs. Temperature




**Fig 14a.** Maximum Avalanche Energy vs. Drain Current




**Fig 14b.** Unclamped Inductive Test Circuit



**Fig 14c.** Unclamped Inductive Waveforms





**Fig 15a.** Gate Charge Test Circuit



**Fig 15b.** Basic Gate Charge Waveform

## Peak Diode Recovery dv/dt Test Circuit




\*  $V_{GS} = 5V$  for Logic Level Devices

**Fig 16.** For N-Channel HEXFET® Power MOSFETs



TO-247AC Package Outline Dimensions are shown in millimeters (inches)



NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M 1994.
2. DIMENSIONS ARE SHOWN IN INCHES [MILLIMETERS]
3. CONTOUR OF SLOT OPTIONAL.
4. DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED .005" (0.127) PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
5. THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSIONS D1 & E1.
6. LEAD FINISH UNCONTROLLED IN L1.
7. ØP TO HAVE A MAXIMUM DRAFT ANGLE OF 1.5 ° TO THE TOP OF THE PART WITH A MAXIMUM HOLE DIAMETER OF .154" [3.91].

B. OUTLINE CONFORMS TO JEDEC OUTLINE TO-247 WITH THE EXCEPTION OF DIMENSION C.

SYMBOL	DIMENSIONS				NOTES	
	INCHES		MILLIMETERS			
	MIN.	MAX.	MIN.	MAX.		
A	.183	.209	4.65	5.31		
A1	.087	.102	2.21	2.59		
A2	.059	.098	1.50	2.49		
b	.039	.055	0.99	1.40		
b1	.039	.053	0.99	1.35		
b2	.065	.094	1.65	2.39		
b3	.065	.092	1.65	2.37		
b4	.102	.135	2.59	3.43		
b5	.102	.133	2.59	3.38		
c	.015	.034	0.38	0.86		
c1	.015	.030	0.38	0.76		
D	.776	.815	19.71	20.70		4
D1	.515	-	13.08	-		5
D2	.020	.030	0.51	0.76		4
E	.602	.625	15.29	15.87		
E1	.540	-	13.72	-		
e	.215 BSC		5.46 BSC			
ek	.010		2.54			
L	.559	.634	14.20	16.10		
L1	.146	.169	3.71	4.29		
N	.3		7.62 BSC			
ØP	.140	.144	3.56	3.66		
ØP1	-	.275	-	6.98		
O	.209	.224	5.31	5.69		
R	.178	.216	4.52	5.49		
S	.217 BSC		5.51 BSC			

**LEAD ASSIGNMENTS**

**HEXFET**

- 1.- GATE
- 2.- DRAIN
- 3.- SOURCE
- 4.- DRAIN

**IGBTs, CoPACK**


- 1.- GATE
- 2.- COLLECTOR
- 3.- EMITTER
- 4.- COLLECTOR

**DIODES**

- 1.- ANODE/OPEN
- 2.- CATHODE
- 3.- ANODE

## TO-247AC Part Marking Information

EXAMPLE: THIS IS AN IRFPE30 WITH ASSEMBLY LOT CODE 5657 ASSEMBLED ON WW35, 2000 IN THE ASSEMBLY LINE "H"  
**Note:** "P" in assembly line position indicates "Lead-Free"



**TO-247AC package is not recommended for Surface Mount Application.**

Data and specifications subject to change without notice. This product has been designed and qualified for the Industrial market. Qualification Standards can be found on IR's Web site.