

# MAX14853/MAX14855 2.75kV<sub>RMS</sub> Isolated 500kbps/25Mbps Full-Duplex RS-485/RS-422 Transceivers with ±35kV ESD Protection and Integrated Transformer Driver

## General Description

The MAX14853/MAX14855 isolated RS-485/RS-422 transceivers provide 2750V<sub>RMS</sub> (60s) of galvanic isolation between the cable-side (RS-485/RS-422 driver/receiver-side) and the UART-side of the device. Isolation improves communication by breaking ground loops and reduces noise when there are large differences in ground potential between ports. These devices allow for robust communication up to 500kbps (MAX14853) or 25Mbps (MAX14855).

The MAX14853/MAX14855 include an integrated 450kHz transformer driver for power transfer to the cable-side of the transceiver using an external transformer. An integrated LDO provides a simple and space-efficient architecture for providing power to the cable-side of the IC.

The MAX14853/MAX14855 include one drive channel and one receive channel. The receiver is ¼-unit load, allowing up to 128 transceivers on a common bus.

Integrated true fail-safe circuitry ensures a logic-high on the receiver output when inputs are shorted or open. Undervoltage lockout disables the driver when cable-side or UART-side power supplies are below functional levels.

The driver outputs and receiver inputs are protected from ±35kV electrostatic discharge (ESD) to GNDB on the cable-side, as specified by the Human Body Model (HBM).

The MAX14853/MAX14855 are available in a wide body 16-pin SOIC package and operate over the -40°C to +105°C temperature range.

## Applications

- Industrial Automation Equipment
- Programmable Logic Controllers
- HVAC
- Power Meters

## Safety Regulatory Approvals (Pending)


- UL According to UL1577
- cUL According to CSA Bulletin 5A
- VDE 0884-10

**Ordering Information** appears at end of data sheet.

## Benefits and Features

- Higher Integration Simplifies Designs
  - Integrated LDO for Powering Cable Side
  - Integrated Transformer Driver for Power Transfer to Cable Side
- High-Performance Transceiver Enables Flexible Designs
  - Compliant with RS-485 EIA/TIA-485 Standard
  - 500kbps (MAX14853)/25Mbps (MAX14855) Maximum Data Rate
  - Up to 128 Devices on the Bus
- Integrated Protection Ensures for Robust Communication
  - ±35kV ESD (HBM) on Driver Outputs/Receiver Inputs
  - 2.75kV<sub>RMS</sub> Withstand Isolation Voltage for 60s (V<sub>ISO</sub>)
  - 630V<sub>PEAK</sub> Maximum Repetitive Peak Isolation Voltage (V<sub>IORM</sub>)
  - 445V<sub>RMS</sub> Maximum Working Isolation Voltage (V<sub>IOWM</sub>)
  - > 30 Years Lifetime at Rated Working Voltage
  - Withstands ±10kV Surge per IEC 61000-4-5
  - Thermal Shutdown

## Functional Diagram



# MAX14853/MAX14855

# 2.75kV<sub>RMS</sub> Isolated 500kbps/25Mbps Full-Duplex RS-485/RS-422 Transceivers with ±35kV ESD Protection and Integrated Transformer Driver

## Absolute Maximum Ratings

V <sub>DDA</sub> to GNDA .....	-0.3V to +6V	Continuous Power Dissipation (T <sub>A</sub> = +70°C) 16-pin Wide SOIC (derate 14.1mW/°C above +70°C) ..... 1126.8mW Operating Temperature Range ..... -40°C to +105°C Junction Temperature ..... +150°C Storage Temperature Range ..... -65°C to +150°C Lead Temperature (soldering, 10s) ..... +300°C Soldering Temperature (reflow) ..... +260°C
V <sub>DDB</sub> to GNDB .....	-0.3V to +6V	
V <sub>LDO</sub> to GNDB .....	-0.3V to +16V	
TD1, TD2 to GNDA .....	-0.3V to +12V	
TXD, DE, $\overline{RE}$ , RXD to GNDA .....	-0.3V to +6V	
A, B, Y, Z to GNDB .....	-8V to +13V	
TD1, TD2 Continuous Current .....	1.4A	
Short-Circuit Duration (RXD to GNDA, A, B, Y, Z, V <sub>DDB</sub> to GNDB) .....	Continuous	

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## Package Thermal Characteristics (Note 1)

Junction-to-Ambient Thermal Resistance (θ<sub>JA</sub>) ..... 71°C/W      Junction-to-Case Thermal Resistance (θ<sub>JC</sub>) ..... 23°C/W

**Note 1:** Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to [www.maximintegrated.com/thermal-tutorial](http://www.maximintegrated.com/thermal-tutorial).

## DC Electrical Characteristics

(V<sub>DDA</sub> - V<sub>GNDA</sub> = 3.0V to 5.5V, V<sub>DDB</sub> - V<sub>GNDB</sub> = 3.0V to 5.5V, T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise noted. Typical values are at V<sub>DDA</sub> - V<sub>GNDA</sub> = 3.3V, V<sub>DDB</sub> - V<sub>GNDB</sub> = 3.3V, V<sub>GNDA</sub> = V<sub>GNDB</sub>, and T<sub>A</sub> = +25°C.) (Notes 2, 3)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
<b>POWER</b>						
Supply Voltage	V <sub>DDA</sub>		3.0		5.5	V
	V <sub>DDB</sub>		3.0		5.5	
Supply Current	I <sub>DDA</sub>	V <sub>DDA</sub> = 5V, DE = high, $\overline{RE}$ = TXD = low, RXD unconnected, no load, TD1/TD2 unconnected		4.7	7.7	mA
	I <sub>DDB</sub>	DE = high, $\overline{RE}$ = TXD = low, RXD unconnected, no load, V <sub>DDB</sub> = 3.3V		7.4	12.5	
Undervoltage Lockout Threshold	V <sub>UVLOA</sub>	$\overline{RE}$ , RXD, DE, TXD	1.50	1.58	1.65	V
		TD1/TD2 driver	2.55	2.7	2.85	
	V <sub>UVLOB</sub>		2.55	2.7	2.85	
Undervoltage Lockout Threshold Hysteresis	V <sub>UVHYSTA</sub>	$\overline{RE}$ , RXD, DE, TXD		50		mV
		TD1/TD2 driver		200		
	V <sub>UVHYSTB</sub>			200		
<b>TRANSFORMER DRIVER</b>						
Output Resistance	R <sub>O</sub>	TD1/TD2 = low, I <sub>OUT</sub> = 300mA		0.6	1.5	Ω
TD1, TD2 Current Limit	I <sub>LIM</sub>	4.5V ≤ V <sub>DDA</sub> ≤ 5.5V	540	785	1300	mA
		3.0V ≤ V <sub>DDA</sub> ≤ 3.6V	485	730	1170	
Switching Frequency	f <sub>SW</sub>		350	450	550	kHz
Duty Cycle	D			50		%
Crossover Dead Time	t <sub>DEAD</sub>			50		ns

**DC Electrical Characteristics (continued)**

(V<sub>DDA</sub> - V<sub>GNDA</sub> = 3.0V to 5.5V, V<sub>DDB</sub> - V<sub>GNDB</sub> = 3.0V to 5.5V, T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise noted. Typical values are at V<sub>DDA</sub> - V<sub>GNDA</sub> = 3.3V, V<sub>DDB</sub> - V<sub>GNDB</sub> = 3.3V, V<sub>GNDA</sub> = V<sub>GNDB</sub>, and T<sub>A</sub> = +25°C.) (Notes 2, 3)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
<b>LDO</b>						
LDO Supply Voltage	V <sub>LDO</sub>	Relative to GNDB, LDO is on (Note 4)	3.18		14	V
LDO Supply Current	I <sub>LDO</sub>	DE = high, $\overline{RE}$ = TXD = low, no load, V <sub>LDO</sub> = 5.5V		7.5	12.9	mA
LDO Output Voltage	V <sub>DDB</sub>		3.0	3.3	3.6	V
LDO Current Limit				300		mA
Load Regulation		V <sub>LDO</sub> = 3.3V, I <sub>LOAD</sub> = -20mA		0.19	1.7	mV/mA
Line Regulation		V <sub>LDO</sub> = 3.3V, I <sub>LOAD</sub> = -20mA		0.12	1.8	mV/V
Dropout Voltage		V <sub>LDO</sub> = 3.18V, I <sub>DDB</sub> = -120mA		100	180	mV
Load Capacitance		Nominal value (Note 5)	1		10	μF
<b>LOGIC INTERFACE (TXD, RXD, DE, <math>\overline{RE}</math>)</b>						
Input High Voltage	V <sub>IH</sub>	$\overline{RE}$ , TXD, DE to GNDA	0.7 x V <sub>DDA</sub>			V
Input Low Voltage	V <sub>IL</sub>	$\overline{RE}$ , TXD, DE to GNDA			0.8	V
Input Hysteresis	V <sub>HYS</sub>	$\overline{RE}$ , TXD, DE to GNDA		220		mV
Input Capacitance	C <sub>IN</sub>	$\overline{RE}$ , TXD, DE, f = 1MHz		2		pF
Input Pullup Current	I <sub>PU</sub>	TXD	-10	-4.5	-1.5	μA
Input Pulldown Current	I <sub>PD</sub>	DE, $\overline{RE}$	1.5	4.5	10	μA
Output Voltage High	V <sub>OH</sub>	RXD to GNDA, I <sub>OUT</sub> = -4mA	V <sub>DDA</sub> -0.4			V
Output Voltage Low	V <sub>OL</sub>	RXD to GNDA, I <sub>OUT</sub> = 4mA			0.4	V
Short-Circuit Output Pullup Current	I <sub>SH_PU</sub>	0V ≤ V <sub>RXD</sub> ≤ V <sub>DDA</sub> , $\overline{RE}$ = low	6.4		42	mA
Short-Circuit Output Pulldown Current	I <sub>SH_PD</sub>	0V ≤ V <sub>RXD</sub> ≤ V <sub>DDA</sub> , $\overline{RE}$ = low	5.5		40	mA
Three-State Output Current	I <sub>OZ</sub>	0V ≤ V <sub>RXD</sub> ≤ V <sub>DDA</sub> , $\overline{RE}$ = high	-1		+1	μA
<b>DRIVER</b>						
Differential Driver Output	V <sub>OD</sub>	R <sub>L</sub> = 54Ω, TXD = high or low, <a href="#">Figure 1a</a>	1.5			V
		R <sub>L</sub> = 100Ω, TXD = high or low, <a href="#">Figure 1a</a>	2.0			
		-7V ≤ V <sub>CM</sub> ≤ +12V, <a href="#">Figure 1b</a>	1.5		5	
Change in Magnitude of Differential Driver Output Voltage	ΔV <sub>OD</sub>	R <sub>L</sub> = 100Ω or 54Ω, <a href="#">Figure 1a</a> (Note 6)			0.2	V
Driver Common-Mode Output Voltage	V <sub>OC</sub>	R <sub>L</sub> = 100Ω or 54Ω, <a href="#">Figure 1a</a> (Note 6)		V <sub>DDB</sub> /2	3	V

**DC Electrical Characteristics (continued)**

(V<sub>DDB</sub> - V<sub>GNDA</sub> = 3.0V to 5.5V, V<sub>DDB</sub> - V<sub>GNDB</sub> = 3.0V to 5.5V, T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise noted. Typical values are at V<sub>DDB</sub> - V<sub>GNDA</sub> = 3.3V, V<sub>DDB</sub> - V<sub>GNDB</sub> = 3.3V, V<sub>GNDA</sub> = V<sub>GNDB</sub>, and T<sub>A</sub> = +25°C.) (Notes 2, 3)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Change in Magnitude of Common-Mode Voltage	$\Delta V_{OC}$	R <sub>L</sub> = 100Ω or 54Ω, <a href="#">Figure 1a</a> (Note 5)			0.2	V
Driver Short-Circuit Output Current	I <sub>OSD</sub>	G <sub>NDB</sub> ≤ V <sub>OUT</sub> ≤ +12V, output low (Note 7)	+30		+250	mA
		-7V ≤ V <sub>OUT</sub> ≤ V <sub>DDB</sub> , output high (Note 7)	-250		-30	
Single-Ended Driver Output Voltage High	V <sub>OH</sub>	Y and Z outputs, I <sub>Y,Z</sub> = -20mA	2.2			V
Single-Ended Driver Output Voltage Low	V <sub>OL</sub>	Y and Z outputs, I <sub>Y,Z</sub> = +20mA			0.8	V
Differential Driver Output Capacitance	C <sub>OD</sub>	DE = $\overline{RE}$ = high, f = 4MHz		12		pF
<b>RECEIVER</b>						
Input Current (A and B)	I <sub>A</sub> , I <sub>B</sub>	DE = G <sub>NDA</sub> , V <sub>DDB</sub> = V <sub>GNDB</sub> or 3.6V	V <sub>IN</sub> = +12V		+250	μA
			V <sub>IN</sub> = -7V	-200		
Receiver Differential Threshold Voltage	V <sub>TH</sub>	-7V ≤ V <sub>CM</sub> ≤ +12V	-200	-120	-10	mV
Receiver Input Hysteresis	$\Delta V_{TH}$	V <sub>CM</sub> = 0V		20		mV
Receiver Input Resistance	R <sub>IN</sub>	-7V ≤ V <sub>CM</sub> ≤ +12V, DE = low	48			kΩ
Differential Input Capacitance	C <sub>A,B</sub>	Measured between A and B, DE = $\overline{RE}$ = G <sub>NDA</sub> at 2MHz		12		pF
<b>PROTECTION</b>						
Thermal-Shutdown Threshold	T <sub>SHDN</sub>	Temperature rising		+160		°C
Thermal-Shutdown Hysteresis	T <sub>HYST</sub>			15		°C
ESD Protection (A, B, Y, Z Pins to G <sub>NDB</sub> )		Human Body Model		±35		kV
		IEC 61000-4-2 Air-Gap Discharge to G <sub>NDB</sub>		±18		
		IEC 61000-4-2- Contact Discharge to G <sub>NDB</sub>		±8		
ESD Protection (A, B, Y, Z, G <sub>NDB</sub> Pins to G <sub>NDA</sub> )		Human Body Model		±8		kV
ESD Protection (All Other Pins)		Human Body Model		±4		kV

# MAX14853/MAX14855

# 2.75kV<sub>RMS</sub> Isolated 500kbps/25Mbps Full-Duplex RS-485/RS-422 Transceivers with ±35kV ESD Protection and Integrated Transformer Driver

## Switching Electrical Characteristics (MAX14853)

(V<sub>DDA</sub> - V<sub>GNDA</sub> = 3.0V to 5.5V, V<sub>DDB</sub> - V<sub>GNDB</sub> = 3.0V to 5.5V, T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise noted. Typical values are at V<sub>DDA</sub> - V<sub>GNDA</sub> = 3.3V, V<sub>DDB</sub> - V<sub>GNDB</sub> = 3.3V, V<sub>GNDA</sub> = V<sub>GNDB</sub>, and T<sub>A</sub> = +25°C.) (Note 5)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
<b>DYNAMIC</b>						
Common-Mode Transient Immunity	CMTI	(Note 8)		35		kV/μs
Glitch Rejection		TXD, DE, RXD	10	17	29	ns
<b>DRIVER</b>						
Driver Propagation Delay	t <sub>DPLH</sub> , t <sub>DPHL</sub>	R <sub>L</sub> = 54Ω, C <sub>L</sub> = 50pF, <a href="#">Figure 2</a> and <a href="#">Figure 3</a>			1040	ns
Differential Driver Output Skew  t <sub>DPLH</sub> - t <sub>DPHL</sub>	t <sub>DSKEW</sub>	R <sub>L</sub> = 54Ω, C <sub>L</sub> = 50pF, <a href="#">Figure 2</a> and <a href="#">Figure 3</a>			144	ns
Driver Differential Output Rise or Fall Time	t <sub>LH</sub> , t <sub>HL</sub>	R <sub>L</sub> = 54Ω, C <sub>L</sub> = 50pF, <a href="#">Figure 2</a> and <a href="#">Figure 3</a>			900	ns
Maximum Data Rate	DR <sub>MAX</sub>		500			kbps
Driver Enable to Output High	t <sub>DZH</sub>	R <sub>L</sub> = 110Ω, C <sub>L</sub> = 50pF, <a href="#">Figure 4</a>			2540	ns
Driver Enable to Output Low	t <sub>DZL</sub>	R <sub>L</sub> = 110Ω, C <sub>L</sub> = 50pF, <a href="#">Figure 5</a>			2540	ns
Driver Disable Time From Low	t <sub>DLZ</sub>	R <sub>L</sub> = 110Ω, C <sub>L</sub> = 50pF, <a href="#">Figure 5</a>			140	ns
Driver Disable Time From High	t <sub>DHZ</sub>	R <sub>L</sub> = 110Ω, C <sub>L</sub> = 50pF, <a href="#">Figure 4</a>			140	ns
<b>RECEIVER</b>						
Receiver Propagation Delay	t <sub>RPLH</sub> , t <sub>RPHL</sub>	C <sub>L</sub> = 15pF, <a href="#">Figure 6</a> and <a href="#">Figure 7</a> (Note 9)			240	ns
Receiver Output Skew	t <sub>RSKEW</sub>	C <sub>L</sub> = 15pF, <a href="#">Figure 6</a> and <a href="#">Figure 7</a> (Note 9)			34	ns
Maximum Data Rate	DR <sub>MAX</sub>		500			kbps
Receiver Enable to Output High	t <sub>RZH</sub>	R <sub>L</sub> = 1kΩ, C <sub>L</sub> = 15pF, S2 closed, <a href="#">Figure 8</a>			20	ns
Receiver Enable to Output Low	t <sub>RZL</sub>	R <sub>L</sub> = 1kΩ, C <sub>L</sub> = 15pF, S1 closed, <a href="#">Figure 8</a>			30	ns
Receiver Disable Time From Low	t <sub>RLZ</sub>	R <sub>L</sub> = 1kΩ, C <sub>L</sub> = 15pF, S1 closed, <a href="#">Figure 8</a>			20	ns
Receiver Disable Time From High	t <sub>RHZ</sub>	R <sub>L</sub> = 1kΩ, C <sub>L</sub> = 15pF, S2 closed, <a href="#">Figure 8</a>			20	ns

**Switching Electrical Characteristics (MAX14855)**

(V<sub>DDA</sub> - V<sub>GNDA</sub> = 3.0V to 5.5V, V<sub>DDB</sub> - V<sub>GNDB</sub> = 3.0V to 5.5V, T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise noted. Typical values are at V<sub>DDA</sub> - V<sub>GNDA</sub> = 3.3V, V<sub>DDB</sub> - V<sub>GNDB</sub> = 3.3V, V<sub>GNDA</sub> = V<sub>GNDB</sub>, and T<sub>A</sub> = +25°C.) (Note 5)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
<b>DYNAMIC</b>						
Common-Mode Transient Immunity	CMTI	(Note 8)		35		kV/μs
Glitch Rejection		TXD, DE, RXD	10	17	29	ns
<b>DRIVER</b>						
Driver Propagation Delay	t <sub>DPLH</sub> , t <sub>DPHL</sub>	R <sub>L</sub> = 54Ω, C <sub>L</sub> = 50pF, <a href="#">Figure 2</a> and <a href="#">Figure 3</a>			65	ns
Differential Driver Output Skew  t <sub>DPLH</sub> - t <sub>DPHL</sub>	t <sub>DSKEW</sub>	R <sub>L</sub> = 54Ω, C <sub>L</sub> = 50pF, <a href="#">Figure 2</a> and <a href="#">Figure 3</a>			7	ns
Driver Differential Output Rise or Fall Time	t <sub>LH</sub> , t <sub>HL</sub>	R <sub>L</sub> = 54Ω, C <sub>L</sub> = 50pF, <a href="#">Figure 2</a> and <a href="#">Figure 3</a>			10	ns
Maximum Data Rate	DR <sub>MAX</sub>		25			Mbps
Driver Enable to Output High	t <sub>DZH</sub>	R <sub>L</sub> = 110Ω, C <sub>L</sub> = 50pF, <a href="#">Figure 4</a>			80	ns
Driver Enable to Output Low	t <sub>DZL</sub>	R <sub>L</sub> = 110Ω, C <sub>L</sub> = 50pF, <a href="#">Figure 5</a>			80	ns
Driver Disable Time from Low	t <sub>DLZ</sub>	R <sub>L</sub> = 110Ω, C <sub>L</sub> = 50pF, <a href="#">Figure 5</a>			80	ns
Driver Disable Time from High	t <sub>DHZ</sub>	R <sub>L</sub> = 110Ω, C <sub>L</sub> = 50pF, <a href="#">Figure 4</a>			80	ns
<b>RECEIVER</b>						
Receiver Propagation Delay	t <sub>RPLH</sub> , t <sub>RPHL</sub>	C <sub>L</sub> = 15pF, <a href="#">Figure 6</a> and <a href="#">Figure 7</a> (Note 9)			65	ns
Receiver Output Skew	t <sub>RSKEW</sub>	C <sub>L</sub> = 15pF, <a href="#">Figure 6</a> and <a href="#">Figure 7</a> (Note 9)			7	ns
Maximum Data Rate	DR <sub>MAX</sub>		25			Mbps
Receiver Enable to Output High	t <sub>RZH</sub>	R <sub>L</sub> = 1kΩ, C <sub>L</sub> = 15pF, S2 closed, <a href="#">Figure 8</a>			20	ns
Receiver Enable to Output Low	t <sub>RZL</sub>	R <sub>L</sub> = 1kΩ, C <sub>L</sub> = 15pF, S1 closed, <a href="#">Figure 8</a>			30	ns
Receiver Disable Time from Low	t <sub>RLZ</sub>	R <sub>L</sub> = 1kΩ, C <sub>L</sub> = 15pF, S1 closed, <a href="#">Figure 8</a>			20	ns
Receiver Disable Time from High	t <sub>RHZ</sub>	R <sub>L</sub> = 1kΩ, C <sub>L</sub> = 15pF, S2 closed, <a href="#">Figure 8</a>			20	ns

**Note 2:** All devices are 100% production tested at T<sub>A</sub> = +25°C. Specifications over temperature are guaranteed by design.

**Note 3:** All currents into the device are positive. All currents out of the device are negative. All voltages are referenced to their respective ground (GNDA or GNDB), unless otherwise noted.

**Note 4:** V<sub>LDO</sub> max indicates voltage capability of the circuit. Power dissipation requirements may limit V<sub>LDO</sub> max to a lower value.

**Note 5:** Not production tested. Guaranteed by design.

**Note 6:** ΔV<sub>OD</sub> and ΔV<sub>OC</sub> are the changes in V<sub>OD</sub> and V<sub>OC</sub>, respectively, when the TXD input changes state.

**Note 7:** The short-circuit output current applies to the peak current just prior to current limiting.

**Note 8:** CMTI is the maximum sustainable common-mode voltage slew rate while maintaining the correct output states. CMTI applies to both rising and falling common-mode voltage edges. Tested with the transient generator connected between GNDA and GNDB.

**Note 9:** Capacitive load includes test probe and fixture capacitance.

MAX14853/MAX14855

2.75kV<sub>RMS</sub> Isolated 500kbps/25Mbps Full-Duplex RS-485/RS-422 Transceivers with ±35kV ESD Protection and Integrated Transformer Driver

### Insulation Characteristics

PARAMETER	SYMBOL	CONDITIONS	VALUE	UNITS
Partial Discharge Test Voltage	V <sub>PR</sub>	Method B1 = V <sub>IORM</sub> × 1.875 (t = 1s, partial discharge < 5pC)	1182	V <sub>P</sub>
Maximum Repetitive Peak Isolation Voltage	V <sub>IORM</sub>	(Note 10)	630	V <sub>P</sub>
Maximum Working Isolation Voltage	V <sub>IOWM</sub>	(Note 10)	445	V <sub>RMS</sub>
Maximum Transient Isolation Voltage	V <sub>IOTM</sub>	t = 1s	4600	V <sub>P</sub>
Maximum Withstand Isolation Voltage	V <sub>ISO</sub>	t = 60s, f = 60Hz (Notes 10, 11)	2750	V <sub>RMS</sub>
Maximum Surge Isolation Voltage	V <sub>IOSM</sub>	Basic insulation	10	kV
Insulation Resistance	R <sub>S</sub>	T <sub>A</sub> = +150°C, V <sub>IO</sub> = 500V	>10 <sup>9</sup>	Ω
Barrier Capacitance Input-to-Output	CIO	f = 1MHz	2	pF
Minimum Creepage Distance	CPG	Wide SO	8	mm
Minimum Clearance Distance	CLR	Wide SO	8	mm
Internal Clearance		Distance through insulation	0.015	mm
Comparative Tracking Resistance Index	CTI	Material Group II (IEC 60112)	575	
Climatic Category			40/125/21	
Pollution Degree (DIN VDE 0110, Table 1)			2	

**Note 10:** V<sub>IORM</sub>, V<sub>IOWM</sub>, and V<sub>ISO</sub> are defined by the IEC 60747-5-5 standard.

**Note 11:** Product is qualified V<sub>ISO</sub> for 60 seconds. 100% production tested at 120% of V<sub>ISO</sub> for 1s.

### Safety Regulatory Approvals (Pending)

<b>UL</b>
The MAX14853/MAX14855 is certified under UL1577. For more details, see file E351759.
Rate up to 2750V <sub>RMS</sub> isolation voltage for basic insulation.
<b>cUL</b>
Pending
<b>VDE</b>
Pending
<b>TUV</b>
Pending




Figure 1. Driver DC Test Load




Figure 2. Driver Timing Test Circuit




Figure 3. Driver Propagation Delays






Figure 4. Driver Enable and Disable Times ( $t_{DZH}$ ,  $t_{DZL}$ )



Figure 5. Driver Enable and Disable Times ( $t_{DZL}$ ,  $t_{DLZ}$ )




Figure 6. Receiver Propagation Delay Test Circuit




Figure 7. Receiver Propagation Delays













Figure 8. Receiver Enable and Disable Times

# MAX14853/MAX14855

# 2.75kV<sub>RMS</sub> Isolated 500kbps/25Mbps Full-Duplex RS-485/RS-422 Transceivers with ±35kV ESD Protection and Integrated Transformer Driver

## Typical Operating Characteristics

( $V_{DDA} - V_{GNDA} = 3.3V$ ,  $V_{DDB} - V_{GNDB} = 3.3V$ ,  $V_{GNDA} = V_{GNDB}$ , and  $T_A = +25^\circ C$ , unless otherwise noted.)









# MAX14853/MAX14855

# 2.75kV<sub>RMS</sub> Isolated 500kbps/25Mbps Full-Duplex RS-485/RS-422 Transceivers with ±35kV ESD Protection and Integrated Transformer Driver





## Typical Operating Characteristics (continued)

( $V_{DDA} - V_{GNDA} = 3.3V$ ,  $V_{DDB} - V_{GNDB} = 3.3V$ ,  $V_{GNDA} = V_{GNDB}$ , and  $T_A = +25^\circ C$ , unless otherwise noted.)




Typical Operating Characteristics (continued)

(V<sub>DDA</sub> - V<sub>GNDA</sub> = 3.3V, V<sub>DDB</sub> - V<sub>GNDB</sub> = 3.3V, V<sub>GNDA</sub> = V<sub>GNDB</sub>, and T<sub>A</sub> = +25°C, unless otherwise noted.)



Pin Configuration



Pin Description

PIN	NAME	REFERENCE	FUNCTION
1	TD1	GNDA	Transformer Driver Output 1
2	TD2	GNDA	Transformer Driver Output 2
3	GNDA	—	UART/Logic-Side Ground. GNDA is the ground reference for digital signals and the transformer driver.
4	V <sub>DDA</sub>	GNDA	UART/Logic-Side Power Input. Bypass V <sub>DDA</sub> to GNDA with both 0.1µF and 1µF capacitors as close as possible to the device.
5	RXD	GNDA	Receiver Data Output. Drive $\overline{RE}$ low to enable RXD. With $\overline{RE}$ low, RXD is high when (V <sub>A</sub> - V <sub>B</sub> ) > -10mV and is low when (V <sub>A</sub> - V <sub>B</sub> ) < -200mV. RXD is high when V <sub>DDB</sub> is less than V <sub>UVLOB</sub> . RXD is high impedance when $\overline{RE}$ is high.
6	$\overline{RE}$	GNDA	Receiver Output Enable. Drive $\overline{RE}$ low or connect to GNDA to enable RXD. Drive $\overline{RE}$ high to disable RXD. RXD is high impedance when $\overline{RE}$ is high. $\overline{RE}$ has an internal 4.5µA pull-down to GNDA.

## Pin Description (continued)

PIN	NAME	REFERENCE	FUNCTION
7	DE	GNDA	Driver Output Enable. Drive DE high to enable bus driver outputs Y and Z. Drive DE low or connect to GNDA to disable Y and Z. Y and Z are high impedance when DE is low. DE has an internal 4.5µA pulldown to GNDA.
8	TXD	GNDA	Driver Input. With DE high, a low on TXD forces the noninverting output (Y) low and the inverting output (Z) high. Similarly, a high on TXD forces the noninverting output high and the inverting output low. TXD has an internal 4.5µA pullup to V <sub>DDA</sub> .
9, 15	GNDB	—	Cable-Side Ground. GNDB is the ground reference for the internal LDO and the RS-485/RS-422 bus signals.
10	V <sub>LDO</sub>	GNDB	LDO Power Input. Connect a minimum voltage of 3.18V to V <sub>LDO</sub> to power the cable-side of the transceiver. Bypass V <sub>LDO</sub> to GNDB with both 0.1µF and 1µF capacitors as close as possible to the device. To disable the internal LDO, leave V <sub>LDO</sub> unconnected or connect to GNDB.
11	Y	GNDB	Noninverting Driver Output
12	Z	GNDB	Inverting Driver Output
13	B	GNDB	Inverting Receiver Input
14	A	GNDB	Noninverting Receiver Input
16	V <sub>DDB</sub>	GNDB	Cable-Side Power Input/Isolated LDO Power Output. Bypass V <sub>DDB</sub> to GNDB with both 0.1µF and 1µF capacitors as close as possible to the device. V <sub>DDB</sub> is the output of the internal LDO when power is applied to V <sub>LDO</sub> . When the internal LDO is not used (V <sub>LDO</sub> is unconnected or connected to GNDB), V <sub>DDB</sub> is the positive supply input for the cable-side of the IC.

## Function Tables

TRANSMITTING					
INPUTS				OUTPUTS	
V <sub>DDA</sub>	V <sub>DDB</sub>	DE	TXD	Y	Z
≥ V <sub>UVLOA</sub>	≥ V <sub>UVLOB</sub>	1	1	1	0
≥ V <sub>UVLOA</sub>	≥ V <sub>UVLOB</sub>	1	0	0	1
≥ V <sub>UVLOA</sub>	≥ V <sub>UVLOB</sub>	0	X	High-Z	High-Z
< V <sub>UVLOA</sub>	≥ V <sub>UVLOB</sub>	X	X	High-Z	High-Z
≥ V <sub>UVLOA</sub>	< V <sub>UVLOB</sub>	X	X	High-Z	High-Z
< V <sub>UVLOA</sub>	< V <sub>UVLOB</sub>	X	X	High-Z	High-Z

**Note:** Drive DE low to disable the transmitter outputs. Drive DE high to enable the transmitter outputs. DE has an internal pulldown to GNDA.

X = Don't care.

RECEIVING				
INPUTS				OUTPUTS
V <sub>DDA</sub>	V <sub>DDB</sub>	$\overline{RE}$	(V <sub>A</sub> - V <sub>B</sub> )	RXD
≥ V <sub>UVLOA</sub>	≥ V <sub>UVLOB</sub>	0	> -10mV	1
≥ V <sub>UVLOA</sub>	≥ V <sub>UVLOB</sub>	0	< -200mV	0
≥ V <sub>UVLOA</sub>	≥ V <sub>UVLOB</sub>	0	Open/Short	1
≥ V <sub>UVLOA</sub>	≥ V <sub>UVLOB</sub>	1	X	High-Z
< V <sub>UVLOA</sub>	≥ V <sub>UVLOB</sub>	X	X	High-Z
≥ V <sub>UVLOA</sub>	< V <sub>UVLOB</sub>	0	X	1
< V <sub>UVLOA</sub>	< V <sub>UVLOB</sub>	X	X	High-Z

**Note:** Drive RE high to disable the receiver output. Drive RE low to enable to receiver output. RE has an internal pulldown to GNDA.

X = Don't care.



## Detailed Description

The MAX14853/MAX14855 isolated RS-485/RS-422 transceivers provide 2750V<sub>RMS</sub> (60s) of galvanic isolation between the RS-485/RS-422 cable-side of the transceiver and the UART-side. These devices allow up to 500kbps (MAX14853) or 25Mbps (MAX14855) communication across an isolation barrier when a large potential exists between grounds on each side of the barrier.

### Isolation

Both data and power can be transmitted across the isolation barrier. Data isolation is achieved using integrated capacitive isolation that allows data transmission between the UART-side and the cable-side of the transceiver.

To achieve power isolation, the MAX14853/MAX14855 feature an integrated transformer driver to drive an external center-tapped transformer, allowing the transfer of operating power from the UART-side across the isolation barrier to the cable-side. Connect the primary side of the external transformer to the MAX14853/MAX14855's transformer driver outputs (TD1 and TD2).

### Integrated LDO

The MAX14853/MAX14855 include an internal low-dropout regulator with a set 3.3V (typ) output that is used to power the cable-side of the IC. The output of the LDO is V<sub>DDB</sub>. The LDO has a 300mA (typ) current limit. If the LDO is unused, connect V<sub>LDO</sub> to GNDB and apply +3.3V directly to V<sub>DDB</sub>.

### True Fail-Safe

The MAX14853/MAX14855 guarantee a logic-high on the receiver output when the receiver inputs are shorted or open, or when connected to a terminated transmission line with all drivers disabled. The receiver threshold is fixed between -10mV and -200mV. If the differential receiver input voltage (V<sub>A</sub> - V<sub>B</sub>) is greater than or equal to -10mV, RXD is logic high. In the case of a terminated bus with all transmitters disabled, the receiver's differential input voltage is pulled to zero by the termination resistors. Due to the receiver thresholds of the MAX14853/MAX14855, this results in a logic-high at RXD.

### Driver Output Protection

Two mechanisms prevent excessive output current and power dissipation caused by faults or by bus contention. The first, a current limit on the output stage, provides immediate protection against short circuits over the entire common-mode voltage range. The second, a thermal-shutdown circuit, forces the driver outputs into a high-impedance state if the die temperature exceeds +160°C (typ).

### Thermal Shutdown

The MAX14853/MAX14855 are protected from overtemperature damage by integrated thermal-shutdown circuitry. When the junction temperature (T<sub>J</sub>) exceeds +160°C (typ), the driver outputs go high impedance. The device resumes normal operation when T<sub>J</sub> falls below +145°C (typ).

### Transformer Driver

#### Overcurrent Limiting

The MAX14853/MAX14855 feature overcurrent limiting to protect the integrated transformer driver from excessive currents when charging large capacitive loads or driving into short-circuits. Current limiting is achieved in two stages: internal circuitry monitors the output current and detects when the peak current rises above 1.2A. When the 1.2A threshold is exceeded, internal circuitry reduces the output current to the 730mA current-limit. The MAX14853/MAX14855 monitor the driver current on a cycle-by-cycle basis and limit the current until the short is removed.

The transformer driver on the MAX14853/MAX14855 can dissipate large amounts of power during overcurrent limiting, causing the IC to enter thermal shutdown.

#### Transformer Selection

The integrated push-pull transformer driver allows the transmission of operating power from the logic side, across the isolation barrier, to the isolated field side of the device. The 450kHz transformer driver operates with center-tapped primary and secondary transformers. Select a transformer with an ET product greater than or equal to the ET of the driver to ensure that the transformer does not enter saturation. E is the voltage applied to the transformer and T is the maximum time it is applied during any one cycle. Calculate the minimum ET product for the transformer primary as:

$$ET = V_{MAX}/(2 \times f_{MIN})$$

Where V<sub>MAX</sub> is the worst-case maximum supply voltage on V<sub>DDB</sub> and f<sub>MIN</sub> is the minimum frequency at that supply voltage. For example, using 5.5V and 350kHz, the required minimum ET product is 7.9Vμs.

**Applications Information**

**128 Transceivers on the Bus**

The standard RS-485 receiver input impedance is one unit load, and a standard driver can drive up to 32 unit loads. The MAX14853/MAX14855 transceivers have a ¼-unit load receiver, allowing up to 128 transceivers connected in parallel on one communication line. Connect any combination of these devices, and/or other RS-485 devices, for a maximum of 32 unit loads to the line.

**Typical Application**

The MAX14853/MAX14855 full-duplex transceivers are designed for bidirectional data communications on multi-point bus transmission lines. Figure 9 and Figure 10 show typical network applications circuits. To minimize reflections, the bus should be terminated at the receiver input in its

characteristics impedance, and stub lengths off the main line should be kept as short as possible.

**Layout Considerations**

It is recommended to design an isolation or keep-out channel underneath the isolator that is free from ground and signal planes. Any galvanic or metallic connection between the cable-side and UART-side defeats the isolation.

Ensure that the decoupling capacitors between V<sub>DDA</sub> and GNDA and between V<sub>LDO</sub>, V<sub>DDB</sub>, and GNDB are located as close as possible to the IC to minimize inductance.

Route important signal lines close to the ground plane to minimize possible external influences. On the cable-side of the MAX14853/MAX14855, it is good practice to have the bus connectors and termination resistor as close as possible to the A and B pins.




Figure 9. Typical Isolated Full-Duplex RS-485/RS-22 Application




Figure 10. Typical Isolated RS-485/RS-422 Application with Integrated Transformer Driver

**Extended ESD Protection**

ESD protection structures are incorporated on all pins to protect against electrostatic discharge encountered during handling and assembly. The driver outputs and receiver inputs of the MAX14853/MAX14855 have extra protection against static electricity. The ESD structures withstand high ESD in normal operation and when powered down. After an ESD event, the devices keep working without latch-up or damage.

Bypass V<sub>DDA</sub> to GNDA and bypass V<sub>DDB</sub> and V<sub>LDO</sub> to GNDB with both 0.1µF and 1µF capacitors to ensure maximum ESD protection.

ESD protection can be tested in various ways. The transmitter outputs and receiver inputs of the MAX14853/MAX14855 are characterized for protection to the cable-side ground (GNDB) to the following limits:

- ±35kV HBM
- ±18kV using the Air-Gap Discharge method specified in IEC 61000-4-2
- ±8kV using the Contact Discharge method specified in the IEC 61000-4-2

The transmitter outputs and receiver inputs also include extended ESD protection with reference to the UART-side ground (GNDA) to the following limits:

- ±8kV HBM

**ESD Test Conditions**

ESD performance depends on a variety of conditions. Contact Maxim for a reliability report that documents test setup, test methodology, and test results.

**Human Body Model (HBM)**

Figure 11 shows the HBM test model and Figure 12 shows the current waveform it generates when discharged in a low-impedance state. This model consists of a 100pF capacitor charged to the ESD voltage of interest, which is then discharged in to the test device through a 1.5kΩ resistor.

**IEC 61000-4-2**

The IEC 61000-4-2 standard covers ESD testing and performance of finished equipment. However, it does not specifically refer to integrated circuits. The MAX14853/MAX14855 help in designing equipment to meet IEC 61000-4-2 without the need for additional ESD protection components.

The major difference between tests done using the HBM and IEC 61000-4-2 is higher peak current in IEC 61000-4-2 because series resistance is lower in the IEC 61000-4-2 model. Hence, the ESD withstand voltage measured to IEC 61000-4-2 is generally lower than that measured using the HBM. Figure 13 shows the IEC 61000-4-2 model and Figure 14 shows the current waveform for IEC 61000-4-2 ESD Contact Discharge Test.




Figure 11. Human Body ESD Test Model




Figure 12. Human Body Current Waveform




Figure 13. IEC 61000-4-2 ESD Test Model





Figure 14. IEC 61000-4-2 ESD Generator Current Waveform

MAX14853/MAX14855

2.75kV<sub>RMS</sub> Isolated 500kbps/25Mbps Full-Duplex RS-485/RS-422 Transceivers with ±35kV ESD Protection and Integrated Transformer Driver

Typical Application Circuit



MAX14853/MAX14855

2.75kV<sub>RMS</sub> Isolated 500kbps/25Mbps Full-Duplex  
RS-485/RS-422 Transceivers with ±35kV ESD  
Protection and Integrated Transformer Driver

### Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
MAX14853GWE+	-40°C to +105°C	16 SOIC (W)
MAX14853GWE+T	-40°C to +105°C	16 SOIC (W)
MAX14855GWE+	-40°C to +105°C	16 SOIC (W)
MAX14855GWE+T	-40°C to +105°C	16 SOIC (W)

+Denotes a lead(Pb)-free/RoHS-compliant package.  
T = Tape and Reel

### Chip Information

PROCESS: BICMOS

### Package Information

For the latest package outline information and land patterns (footprints), go to [www.maximintegrated.com/packages](http://www.maximintegrated.com/packages). Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	LAND PATTERN NO.
16 SOIC	W16M+10	<a href="#">21-0042</a>	<a href="#">90-0107</a>

MAX14853/MAX14855

2.75kV<sub>RMS</sub> Isolated 500kbps/25Mbps Full-Duplex  
RS-485/RS-422 Transceivers with ±35kV ESD  
Protection and Integrated Transformer Driver

## Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	3/15	Initial release	—
1	4/15	Updated <i>Electrical Characteristics</i> notes, Typical Operating Characteristics graph, and <i>Driver Output Protection</i> section	6, 13, 17

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim Integrated's website at [www.maximintegrated.com](http://www.maximintegrated.com).

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the *Electrical Characteristics* table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.