



8-BIT MTP MICROCONTROLLER

GENERAL DESCRIPTION

The W78LE812 is an 8-bit microcontroller which can accommodate a wide range of supply voltages with low power consumption. The instruction set for the W78LE812 is fully compatible with the standard 8051. The W78LE812 contains an 8K bytes MTP ROM (Multiple-Time Programmable ROM); a 256 bytes RAM; four 8-bit bi-directional and bit-addressable I/O ports; an additional 6-bit I/O port P4; three 16-bit timer/counters; a hardware watchdog timer and a serial port. These peripherals are supported by a fourteen sources two-level interrupt capability. To facilitate programming and verification, the MTP-ROM inside the W78LE812 allows the program memory to be programmed and read electronically. Once the code is confirmed, the user can protect the code for security.


The W78LE812 microcontroller has two power reduction modes, idle mode and power-down mode, both of which are software selectable. The idle mode turns off the processor clock but allows for continued peripheral operation. The power-down mode stops the crystal oscillator for minimum power consumption. The external clock can be stopped at any time and in any state without affecting the processor.

FEATURES


- Fully static design 8-bit CMOS microcontroller
- Wide supply voltage of 2.4V to 5.5V
- 256 bytes of on-chip scratchpad RAM
- 8 KB electrically erasable/programmable MTP-ROM
- 64 KB program memory address space
- 64 KB data memory address space
- Four 8-bit bi-directional ports
- Three 16-bit timer/counters
- Timer 2 Clock-out
- One full duplex serial port(UART)
- Watchdog Timer
- Direct LED drive outputs
- Fourteen sources, two-level interrupt capability
- Wake-up via external interrupts at Port 1
- EMI reduction mode
- Built-in power management
- Code protection mechanism
- Packages:
 - DIP 40: W78LE812-24
 - PLCC 44: W78LE812P-24
 - PQFP 44: W78LE812F-24

PIN CONFIGURATIONS


40-Pin DIP (W78LE812)



44-Pin PLCC (W78LE812P)



44-Pin PQFP (W78LE812F)






PIN DESCRIPTION

| SYMBOL | DESCRIPTIONS |
|-------------------|--|
| \overline{EA} | EXTERNAL ACCESS ENABLE: This pin forces the processor to execute out of external ROM. It should be kept high to access internal ROM. The ROM address and data will not be present on the bus if \overline{EA} pin is high and the program counter is within on-chip ROM area. Otherwise they will be present on the bus. |
| \overline{PSEN} | PROGRAM STORE ENABLE: \overline{PSEN} enables the external ROM data onto the Port 0 address/data bus during fetch and MOVC operations. When internal ROM access is performed, no \overline{PSEN} strobe signal outputs from this pin. This pin also serves the alternative function P4.6. |
| ALE | ADDRESS LATCH ENABLE: ALE is used to enable the address latch that separates the address from the data on Port 0. This pin also serves the alternative function P4.5 |
| RST | RESET: A high on this pin for two machine cycles while the oscillator is running resets the device. |
| XTAL1 | CRYSTAL1: This is the crystal oscillator input. This pin may be driven by an external clock. |
| XTAL2 | CRYSTAL2: This is the crystal oscillator output. It is the inversion of XTAL1. |
| V _{SS} | GROUND: Ground potential |
| V _{DD} | POWER SUPPLY: Supply voltage for operation. |
| P0.0–P0.7 | PORT 0: Port 0 is a bi-directional I/O port which also provides a multiplexed low order address/data bus during accesses to external memory. The pins of Port 0 can be individually configured to open-drain or standard port with internal pull-ups. |
| P1.0–P1.7 | PORT 1: Port 1 is a bi-directional I/O port with internal pull-ups. The bits have alternate functions which are described below: T2(P1.0): Timer/Counter 2 external count input T2EX(P1.1): Timer/Counter 2 Reload/Capture control INT2–INT9 (P1.0–P1.7): External interrupt 2 to 9 |
| P2.0–P2.7 | PORT 2: Port 2 is a bi-directional I/O port with internal pull-ups. This port also provides the upper address bits for accesses to external memory. |
| P3.0–P3.7 | PORT 3: Port 3 is a bi-directional I/O port with internal pull-ups. The pins P3.4 to P3.7 can be configured with high sink current which can drive LED displays directly. All bits have alternate functions, which are described below: RXD(P3.0) : Serial Port receiver input TXD(P3.1) : Serial Port transmitter output $\overline{INT0}$ (P3.2) : External Interrupt 0 $\overline{INT1}$ (P3.3) : External Interrupt 1 T0(P3.4) : Timer 0 External Input T1(P3.5) : Timer 1 External Input \overline{WR} (P3.6) : External Data Memory Write Strobe \overline{RD} (P3.7) : External Data Memory Read Strobe |
| P4.0-P4.6 | PORT 4: A 6-bit bi-directional I/O port which is bit-addressable. Pins P4.0 to P4.3 are available on 44-pin PLCC/QFP package. Pins P4.5 and P4.6 are the alternative function corresponding to ALE and PSEN. |

BLOCK DIAGRAM



FUNCTIONAL DESCRIPTION

The W78LE812 architecture consists of a core controller surrounded by various registers, five general purpose I/O ports, 256 bytes of RAM, three timer/counters, and a serial port. The processor supports 111 different opcodes and references both a 64K program address space and a 64K data storage space.


Timers 0, 1, and 2

Timers 0, 1, and 2 each consist of two 8-bit data registers. These are called TL0 and TH0 for Timer 0, TL1 and TH1 for Timer 1, TL2 and TH2 for Timer 2. The TCON and TMOD registers provide control functions for timers 0 and 1. The T2CON register provides control functions for Timer 2. RCAP2H and RCAP2L are used as reload/capture registers for Timer 2. The operations of Timer 0 and Timer 1 are the same as in the W78C51. Timer 2 is a special feature of the W78LE812: it is a 16-bit up/down counter that is configured and controlled by the T2CON and T2MOD registers. Like Timers 0 and 1, Timer 2 can operate as either an external event counter or as an internal timer, depending on the



setting of bit C/T2 in T2CON. Timer 2 has three operating modes: capture, auto-reload, and baud rate generator. The clock speed at capture or auto-reload mode is the same as that of Timers 0 and 1. In the auto-reload mode, Timer 2 performs a up counter which is similar with standard 8052. When counting up, an overflow in Timer 2 will cause a reload from RCAP2H and RCAP2L registers. The Timer 2 also provides a programmable clock-out mode as a clock generator. To enable this mode, timer 2 has to be configured with a 16-bit auto-reload timer (C/T2 = 0, CP/RL2 = 0) and bit T2OE (T2MOD.1) must be set to 1. This mode produces a 50% duty cycle clock output and timer 2 roll-overs will not generate an interrupt. The clock-out frequency depends on the oscillator frequency and the reload value of registers RCAP2H and RCAP2L. The clock-out frequency is determined by following equation:

$$\text{Clock-out Frequency} = \text{Oscillator Frequency} / [4 \times (65536 - \text{RCAP2H}, \text{RCAP2L})]$$



TIMER 2 MODE CONTROL

| | | | | | | | | |
|------|-----------------|---|---|---|--------------|---|------|---|
| Bit: | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | - | - | - | - | - | - | T2OE | - |
| | Mnemonic: T2MOD | | | | Address: C9h | | | |

T2OE: Timer 2 Output Enable. This bit enables/disables the Timer 2 clock-out function.

I/O Port Options

The Port 0 and Port 3 of W78LE812 may be configured with different types by setting the bits of the Port Options Register POR that is located at 86H. The pins of Port 0 can be configured with either the open drain or standard port with internal pull-up. By the default, Port 0 is an open drain bi-directional I/O port. When the PUP bit in the POR register is set, the pins of Port 0 will perform a quasi-bi-directional I/O port with internal pull-up that is structurally the same as Port 2. The high nibble of Port 3 (P3.4 to P3.7) can be selected to serve the direct LED displays drive outputs by setting the HDx bit in the PO register. When the HDx bit is set, the corresponding pin P3.x can sink about 20mA current for driving LED display directly. After reset, the POR register is cleared and the pins of Ports 0 and 3 are the same as those of the standard 80C31. The POR register is shown below.



Port Options Register

| | | | | | | | | |
|------|---------------|-----|---|-----|--------------|-----|-----|-----|
| Bit: | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | EP6 | EP5 | - | HD7 | HD6 | HD5 | HD4 | PUP |
| | Mnemonic: POR | | | | Address: 86H | | | |

PUP : Enable Port 0 weak pull-up.

HD4–7 : Enable pins P3.4 to P3.7 individually with High Drive outputs.

EP5 : Enable P4.5. To set this bit shifts ALE pin to the alternate function P4.5.

EP6 : Enable P4.6. To set this bit shifts $\overline{\text{PSEN}}$ pin to the alternate function P4.6

Port 4

The W78LE812 has one additional bit-addressable I/O port P4 in which the port address is D8H. The Port 4 contains seven bits; P4.0 to P4.3 are only available on 44-pin PLCC/QFP package; P4.5 and P4.6 are the alternate function corresponding to pins ALE, $\overline{\text{PSEN}}$. When program is running in the internal memory without any access to external memory, ALE and PSEN may be individually configured to the alternate functions P4.5 and P4.6 that serve as general purpose I/O pins. To enable I/O port P4.5 and P4.6, the bits EP5 and EP6 in the POR register must be set. During reset, the, ALE and $\overline{\text{PSEN}}$ perform as in the standard 80C32. The alternate functions P4.5 and P4.6 must be enabled by software. Care must be taken with the ALE pins when configured as the alternate functions. The ALE will emit pulses until either the EP5 bit in POR register or AO bit in AUXR register is set to 1. i.e. User's applications should elude the ALE pulses before software configure it with I/O port P4.5.

Port 4


| | | | | | | | | |
|------|--------------|------|------|---|--------------|------|------|------|
| Bit: | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | - | P4.6 | P4.5 | - | P4.3 | P4.2 | P4.1 | P4.0 |
| | Mnemonic: P4 | | | | Address: D8H | | | |

Interrupt System

The W78LE812 has twelve interrupt sources: $\overline{\text{INT0}}$ and $\overline{\text{INT1}}$; Timer 0,1 and 2; Serial Port; INT2 to INT9. Each interrupt vectors to a specific location in program memory for its interrupt service routine. Each of these sources can be individually enabled or disabled by setting or clearing the corresponding bit in Special Function Register IE0 and IE1. The individual interrupt priority level depends on the Interrupt Priority Register IP0 and IP1. Additional external interrupts INT2 to INT9 are level sensitive and may be used to awake the device from power down mode. The Port 1 interrupts can be initialized to either active HIGH or LOW via setting the Interrupt Polarity Register IX. The IRQ register contains the flags of Port 1 interrupts. Each flag in IRQ register will be set when a interrupt request is recognized but *must be cleared by software*. Note that the interrupt flags have to be cleared before the interrupt service routine is completed, or else another interrupt will be generated.




Interrupt Enable Register 0




- EA : Global enable. Enable/disable all interrupts.
- ET2: Enable Timer 2 interrupt.
- ES : Enable Serial Port interrupt.
- ET1: Enable Timer 1 interrupt
- EX1: Enable external interrupt 1
- ET0: Enable Timer 0 interrupt
- EX0: Enable external interrupt 0

Interrupt Enable Register 1



- EX9: Enable external interrupt 9
 - EX8: Enable external interrupt 8
 - EX7: Enable external interrupt 7
 - EX6: Enable external interrupt 6
 - EX5: Enable external interrupt 5
 - EX4: Enable external interrupt 4
 - EX3: Enable external interrupt 3
 - EX2: Enable external interrupt 2
- Note: 0 = interrupt disabled, 1 = interrupt enabled.


Interrupt Priority Register 0



- IP.7: Unused.
- PS1: This bit defines the Serial port 1 interrupt priority. PS = 1 sets it to higher priority level.
- PT2: This bit defines the Timer 2 interrupt priority. PT2 = 1 sets it to higher priority level.
- PS : This bit defines the Serial port 0 interrupt priority. PS = 1 sets it to higher priority level.
- PT1: This bit defines the Timer 1 interrupt priority. PT1 = 1 sets it to higher priority level.
- PX1: This bit defines the External interrupt 1 priority. PX1 = 1 sets it to higher priority level.
- PT0: This bit defines the Timer 0 interrupt priority. PT0 = 1 sets it to higher priority level.
- PX0: This bit defines the External interrupt 0 priority. PX0 = 1 sets it to higher priority level.




Interrupt Priority Register 1




- PX9: This bit defines the External interrupt 9 priority. PX9 = 1 sets it to higher priority level.
- PX8: This bit defines the External interrupt 8 priority. PX8 = 1 sets it to higher priority level.
- PX7: This bit defines the External interrupt 7 priority. PX7 = 1 sets it to higher priority level.
- PX6: This bit defines the External interrupt 6 priority. PX6 = 1 sets it to higher priority level.
- PX5: This bit defines the External interrupt 5 priority. PX5 = 1 sets it to higher priority level.
- PX4: This bit defines the External interrupt 4 priority. PX4 = 1 sets it to higher priority level.
- PX3: This bit defines the External interrupt 3 priority. PX3 = 1 sets it to higher priority level.
- PX2: This bit defines the External interrupt 2 priority. PX2 = 1 sets it to higher priority level.

Interrupt Polarity Register



- IL9: External interrupt 9 polarity level.
 - IL8: External interrupt 8 polarity level.
 - IL7: External interrupt 7 polarity level.
 - IL6: External interrupt 6 polarity level.
 - IL5: External interrupt 5 polarity level.
 - IL4: External interrupt 4 polarity level.
 - IL3: External interrupt 3 polarity level.
 - IL2: External interrupt 2 polarity level.
- Note: 0 = active LOW, 1 = active HIGH.

Interrupt Request Flag Register



- IQ9: External interrupt 9 request flag.
- IQ8: External interrupt 8 request flag.
- IQ7: External interrupt 7 request flag.
- IQ6: External interrupt 6 request flag.
- IQ5: External interrupt 5 request flag.
- IQ4: External interrupt 4 request flag.
- IQ3: External interrupt 3 request flag.
- IQ2: External interrupt 2 request flag.

Table.1 Priority level for simultaneous requests of the same priority interrupt sources

| SOURCE | FLAG | PRIORITY LEVEL | VECTOR ADDRESS |
|----------------------|------------|----------------|----------------|
| External Interrupt 0 | IE0 | (highest) | 0003H |
| Serial Port | RI + TI | | 0023H |
| External Interrupt 5 | IQ5 | | 0053H |
| Timer 0 Overflow | TF0 | | 000BH |
| External Interrupt 6 | IQ6 | | 005BH |
| External Interrupt 1 | IE1 | | 0013H |
| External Interrupt 2 | IQ2 | | 003BH |
| External Interrupt 7 | IQ7 | | 0063H |
| Timer 1 Overflow | TF1 | | 001BH |
| Timer 2 Overflow | TF2 + EXF2 | | 002BH |
| External Interrupt 3 | IQ3 | | 0043H |
| External Interrupt 8 | IQ8 | | 006BH |
| External Interrupt 4 | IQ4 | | 004BH |
| External Interrupt 9 | IQ9 | (lowest) | 0073H |

Watchdog Timer

The Watchdog timer is a free-running timer which can be programmed by the user to serve as a system monitor, a time-base generator or an event timer. It is basically a set of dividers that divide the system clock. The divider output is selectable and determines the time-out interval. When the time-out occurs, a system reset can also be caused if it is enabled. The main use of the Watchdog timer is as a system monitor. This is important in real-time control applications. In case of power glitches or electro-magnetic interference, the processor may begin to execute errant code. If this is left unchecked the entire system may crash. The watchdog time-out selection will result in different time-out values depending on the clock speed. The Watchdog timer will be disabled on reset. In general, software should restart the Watchdog timer to put it into a known state. The control bits that support the Watchdog timer are discussed below.

Watchdog Timer Control Register

| | | | | | | | | |
|------|-----|------|------|---|---|-----|-----|-----|
| Bit: | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | ENW | CLRW | WIDL | - | - | PS2 | PS1 | PS0 |

Mnemonic: WDTC

Address: 8FH

ENW : Enable watch-dog if set.

CLRW : Clear watch-dog timer and prescaler if set. This flag will be cleared automatically

WIDL : If this bit is set, watch-dog is enabled under IDLE mode. If cleared, watch-dog is disabled under IDLE mode. Default is cleared.


PS2, PS1, PS0 : Watch-dog prescaler timer select. Prescaler is selected when set PS2–0 as follows:

| PS2 | PS1 | PS0 | PRESCALER SELECT |
|-----|-----|-----|------------------|
| 0 | 0 | 0 | 2 |
| 0 | 0 | 1 | 4 |
| 0 | 1 | 0 | 8 |
| 0 | 1 | 1 | 16 |
| 1 | 0 | 0 | 32 |
| 1 | 0 | 1 | 64 |
| 1 | 1 | 0 | 128 |
| 1 | 1 | 1 | 256 |

The time-out period is obtained using the following equation :

$$\frac{1}{\text{OSC}} \times 2^{14} \times \text{PRESCALER} \times 1000 \times 12 \text{ mS}$$

Before Watchdog time-out occurs, the program must clear the 14-bit timer by writing 1 to WDTC.6 (CLRW). After 1 is written to this bit, the 14-bit timer , prescaler and this bit will be reset on the next instruction cycle. The Watchdog timer is cleared on reset.



Typical Watch-Dog time-out period when OSC = 20 MHz

| PS2 | PS1 | PS0 | WATCHDOG TIME-OUT PERIOD |
|-----|-----|-----|--------------------------|
| 0 | 0 | 0 | 19.66 mS |
| 0 | 0 | 1 | 39.32 mS |
| 0 | 1 | 0 | 78.64 mS |
| 0 | 1 | 1 | 157.28 mS |
| 1 | 0 | 0 | 314.57 mS |
| 1 | 0 | 1 | 629.14 mS |
| 1 | 1 | 0 | 1.25 s |
| 1 | 1 | 1 | 2.50 s |



Clock

The W78LE812 is designed to be used with either a crystal oscillator or an external clock. Internally, the clock is divided by two before it is used. This makes the W78LE812 relatively insensitive to duty cycle variations in the clock. The W78LE812 incorporates a built-in crystal oscillator. To make the oscillator work, a crystal must be connected across pins XTAL1 and XTAL2. In addition, a load capacitor must be connected from each pin to ground. An external clock source should be connected to pin XTAL1. Pin XTAL2 should be left unconnected. The XTAL1 input is a CMOS-type input, as required by the crystal oscillator.

Power Management

Idle Mode

The idle mode is entered by setting the IDL bit in the PCON register. In the idle mode, the internal clock to the processor is stopped. The peripherals and the interrupt logic continue to be clocked. The processor will exit idle mode when either an interrupt or a reset occurs.

Power-down Mode

When the PD bit in the PCON register is set, the processor enters the power-down mode. In this mode all of the clocks are stopped, including the oscillator.

AUXR - Auxiliary Register

| | | | | | | | | |
|------|----------------|---|---|---|--------------|---|---|----|
| Bit: | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | - | - | - | - | - | - | - | AO |
| | Mnemonic: AUXR | | | | Address: 8Eh | | | |

AO: Turn off ALE signal.

Reduce EMI Emission

Because of the on-chip MTP-ROM, when a program is running in internal ROM space, the ALE will be unused. The transition of ALE will cause noise, so it can be turned off to reduce the EMI emission if it is not needed. Turning off the ALE signal transition only requires setting the bit 0 of the AUXR SFR, which is located at 08Eh. When ALE is turned off, it will be reactivated when the program accesses external ROM/RAM data or jumps to execute an external ROM code. The ALE signal will turn off again after it has been completely accessed or the program returns to internal ROM code space..

Reset

The external RESET signal is sampled at S5P2. To take effect, it must be held high for at least two machine cycles while the oscillator is running. An internal trigger circuit in the reset line is used to deglitch the reset line when the W78LE812 is used with an external RC network. The reset logic also has a special glitch removal circuit that ignores glitches on the reset line.

During reset, the ports are initialized to FFH, the stack pointer to 07H, PCON (with the exception of bit 4) to 00H, and all of the other SFR registers except SBUF to 00H. SBUF is not reset.



ON-CHIP MTP ROM CHARACTERISTICS

The W78LE812 has several modes to program the on-chip MTP-ROM. All these operations are configured by the pins RST, ALE, $\overline{\text{PSEN}}$, A9CTRL(P3.0), A13CTRL(P3.1), A14CTRL(P3.2), OECTRL(P3.3), $\overline{\text{CE}}$ (P3.6), $\overline{\text{OE}}$ (P3.7), A0(P1.0) and $V_{\text{PP}}(\overline{\text{EA}})$. Moreover, the A15–A0(P2.7–P2.0, P1.7–P1.0) and the D7–D0(P0.7–P0.0) serve as the address and data bus respectively for these operations.

READ OPERATION

This operation is supported for customer to read their code and the Security bits. The data will not be valid if the Lock bit is programmed to low.

OUTPUT DISABLE CONDITION

When the $\overline{\text{OE}}$ is set to high, no data output appears on the D7..D0.

PROGRAM OPERATION

This operation is used to program the data to MTP ROM and the security bits. Program operation is done when the V_{PP} is reach to V_{CP} (12.5V) level, $\overline{\text{CE}}$ set to low, and $\overline{\text{OE}}$ set to high.

PROGRAM VERIFY OPERATION

All the programming data must be checked after program operations. This operation should be performed after each byte is programmed; it will ensure a substantial program margin.

ERASE OPERATION

An erase operation is the only way to change data from 0 to 1. This operation will erase all the MTP ROM cells and the security bits from 0 to 1. This erase operation is done when the V_{PP} is reach to V_{EP} level, $\overline{\text{CE}}$ set to low, and $\overline{\text{OE}}$ set to high.

ERASE VERIFY OPERATION

After an erase operation, all of the bytes in the chip must be verified to check whether they have been successfully erased to 1 or not. The erase verify operation automatically ensures a substantial erase margin. This operation will be done after the erase operation if $V_{\text{PP}} = V_{\text{EP}}$ (14.5V), $\overline{\text{CE}}$ is high and $\overline{\text{OE}}$ is low.

PROGRAM/ERASE INHIBIT OPERATION

This operation allows parallel erasing or programming of multiple chips with different data. When $\text{P3.6}(\overline{\text{CE}}) = V_{\text{IH}}$, $\text{P3.7}(\overline{\text{OE}}) = V_{\text{IH}}$, erasing or programming of non-targeted chips is inhibited. So, except for the P3.6 and P3.7 pins, the individual chips may have common inputs.



COMPANY/DEVICE ID READ OPERATION

This operation is supported for MTP ROM programmer to get the company ID or device ID on the W78LE812.

| OPERATIONS | P3.0 (A9 CTRL) | P3.1 (A13 CTRL) | P3.2 (A14 CTRL) | P3.3 (OE CTRL) | P3.6 (\overline{CE}) | P3.7 (\overline{OE}) | \overline{EA} (VPP) | P2,P1 (A15..A0) | P0 (D7..D0) | NOTES |
|--------------------------|----------------------|-----------------------|-----------------------|----------------------|-----------------------------|-----------------------------|--------------------------|--------------------|-----------------|-------|
| Read | 0 | 0 | 0 | 0 | 0 | 0 | 1 | Address | Data Out | |
| Output Disable | 0 | 0 | 0 | 0 | 0 | 1 | 1 | X | Hi-Z | |
| Program | 0 | 0 | 0 | 0 | 0 | 1 | VCP | Address | Data In | |
| Program Verify | 0 | 0 | 0 | 0 | 1 | 0 | VCP | Address | Data Out | @3 |
| Erase | 1 | 0 | 0 | 0 | 0 | 1 | VEP | A0:0, others: X | Data In 0FFH | @4 |
| Erase Verify | 1 | 0 | 0 | 0 | 1 | 0 | VEP | Address | Data Out | @5 |
| Program/Erase Inhibit | X | 0 | 0 | 0 | 1 | 1 | VCP/ VEP | X | X | |
| Company ID | 1 | 0 | 0 | 0 | 0 | 0 | 1 | A0 = 0 | Data Out | |
| Device ID | 1 | 0 | 0 | 0 | 0 | 0 | 1 | A0 = 1 | Data Out | |

Notes:

- All these operations happen in RST = VIH, ALE = VIL and \overline{PSEN} = VIH.
- VCP = 12.5V, VEP = 14.5V, VIH = VDD, VIL = VSS.
- The program verify operation follows behind the program operation.
- This erase operation will erase all the on-chip MTP-ROM cells and the Security bits.
- The erase verify operation follows behind the erase operation.


SECURITY BITS

During the on-chip MTP-ROM operation mode, the MTP-ROM can be programmed and verified repeatedly. Until the code inside the MTP-ROM is confirmed OK, the code can be protected. The protection of MTP ROM and those operations on it are described below.

The W78LE812 has several Special Setting Registers, including the Security Register and Company/Device ID Registers, which can not be accessed in normal mode. These registers can only be accessed from the MTP-ROM operation mode. Those bits of the Security Registers can not be changed once they have been programmed from high to low. They can only be reset through erase-all operation.

The contents of the Company ID and Device ID registers have been set in factory. Both registers are addressed by the A0 address line during the same specific condition.

The Security Register is addressed in the MTP-ROM operation mode by address #0FFFFh.



Lock bit


This bit is used to protect the customer's program code in the W78LE812. It may be set after the programmer finishes the programming and verifies sequence. Once this bit is set to logic 0, both the MTP ROM data and Special Setting Registers can not be accessed again.

MOVC Inhibit

This bit is used to restrict the accessible region of the MOVC instruction. It can prevent the MOVC instruction in external program memory from reading the internal program code. When this bit is set to logic 0, a MOVC instruction in external program memory space will be able to access code only in the external memory, not in the internal memory. A MOVC instruction in internal program memory space will always be able to access the ROM data in both internal and external memory. If this bit is logic 1, there are no restrictions on the MOVC instruction.

Encryption

This bit is used to enable/disable the encryption logic for code protection. Once encryption feature is enabled, the data presented on port 0 will be encoded via encryption logic. Only whole chip erase will reset this bit.





ABSOLUTE MAXIMUM RATINGS

| PARAMETER | SYMBOL | MIN. | MAX. | UNIT |
|-----------------------|----------------------------------|----------------------|----------------------|------|
| DC Power Supply | V _{DD} -V _{SS} | -0.3 | +7.0 | V |
| Input Voltage | V _{IN} | V _{SS} -0.3 | V _{DD} +0.3 | V |
| Operating Temperature | T _A | 0 | 70 | °C |
| Storage Temperature | T _{ST} | -55 | +150 | °C |

Note: Exposure to conditions beyond those listed under Absolute Maximum Ratings may adversely affect the life and reliability of the device.

DC CHARACTERISTICS

V_{SS} = 0V, T_A = 25° C, unless otherwise specified.

| SYMBOL | PARAMETER | SPECIFICATION | | | TEST CONDITIONS |
|-------------------|--|---------------|------|------|---|
| | | MIN. | MAX. | UNIT | |
| V _{DD} | Operating Voltage | 2.4 | 5.5 | V | |
| I _{DD} | Operating Current | - | 20 | mA | V _{DD} = 5.5V, 20 Mhz, no load, RST = 1 |
| | | - | 3 | mA | V _{DD} = 2.4V, 12 Mhz, no load, RST = 1 |
| I _{IDLE} | Idle Current | - | 7 | mA | V _{DD} = 5.5V, 20 Mhz, no load |
| | | - | 1.5 | mA | V _{DD} = 2.4V, 12 Mhz, no load |
| I _{PWDN} | Power Down Current | - | 50 | μA | V _{DD} = 5.5V, no load |
| | | - | 30 | μA | V _{DD} = 2.4V, no load |
| Input | | | | | |
| I _{IN} | Input Current P1, P2, P3, P4 | -50 | +10 | μA | V _{DD} = 5.5V V _{IN} = 0V or V _{DD} |
| I _{LK} | Input Leakage Current P0, EA | -10 | +10 | μA | V _{DD} = 5.5V V _{SS} < V _{IN} < V _{DD} |
| I _{IN2} | Input Current RST | -10 | +0 | μA | V _{DD} = 5.5V 0 < V _{IN} < V _{DD} |
| I _{LK1} | Input Leakage Current P0, EA | -60 | +300 | μA | V _{DD} = 5.5V 0V < V _{IN} < V _{DD} |
| I _{TL} | Logic 1-to-0 Transition Current P1, P2, P3, P4 | -500 | - | μA | V _{DD} = 5.5V V _{IN} = 2V |
| V _{IL1} | Input Low Voltage P1, P2, P3, P4 | 0 | 0.8 | V | V _{DD} = 5.5V |
| | | 0 | 0.5 | V | V _{DD} = 2.4V |
| V _{IL2} | Input Low Voltage RST ^[*3] | 0 | 0.8 | V | V _{DD} = 5.5V |
| | | 0 | 0.3 | V | V _{DD} = 2.4V |



DC Characteristics, continued

| SYMBOL | PARAMETER | SPECIFICATION | | | TEST CONDITIONS |
|---------------|---|---------------|-----------------------|---------|--|
| | | MIN. | MAX. | UNIT | |
| VIL3 | Input Low Voltage XTAL1 ^[*3] | 0 | 0.8 | | V _{DD} = 5.5V |
| | | 0 | 0.6 | V | V _{DD} = 2.4V |
| VIH1 | Input High Voltage P1, P2, P3, P4, \overline{EA} | 3.5 | V _{DD} + 0.2 | V | V _{DD} = 5.5V |
| | | 1.6 | V _{DD} + 0.2 | V | V _{DD} = 2.4V |
| VIH2 | Input High Voltage RST | 3.5 | V _{DD} + 0.2 | V | V _{DD} = 5.5V |
| | | 1.7 | V _{DD} + 0.2 | V | V _{DD} = 2.4V |
| VIH3 | Input High Voltage XTAL1 ^[*4] | 3.5 | V _{DD} + 0.2 | V | V _{DD} = 5.5V |
| | | 1.6 | V _{DD} + 0.2 | V | V _{DD} = 2.4V |
| Output | | | | | |
| VOL1 | Output Low Voltage P1, P2, P3, P4 | - | 0.45 | V | V _{DD} = 4.5V, I _{OL} = +2 mA |
| | | - | 0.25 | V | V _{DD} = 2.4V, I _{OL} = +1 mA |
| VOL2 | Output Low Voltage P0, ALE, \overline{PSEN} ^[*4] | - | 0.45 | V | V _{DD} = 4.5V, I _{OL} = +4 mA |
| | | - | 0.25 | V | V _{DD} = 2.4V, I _{OL} = +2 mA |
| VOL3 | Output Low Voltage P3 ^[*6] | - | 0.22 | V | V _{DD} = 4.5V, I _{OL} = +2 mA |
| ISK1 | Sink current P1, P2, P3 _[5] , P4<0:4> | 4 | 12 | mA | V _{DD} = 4.5V, V _{OL} = 0.45V |
| | | 1.8 | 5.4 | mA | V _{DD} = 2.4V, V _{OL} = 0.4V |
| ISK2 | Sink current P0, ALE, \overline{PSEN} , P4<5:6> | 10 | 18 | mA | V _{DD} = 4.5V, V _{OL} = 0.45V |
| | | 4.5 | 9 | mA | V _{DD} = 2.4V, V _{OL} = 0.4V |
| ISK3 | Sink current P3.4 to P3.7 in High-Drive mode | 12 | 24 | mA | V _{DD} = 4.5V, V _{OL} = 0.45V |
| VOH1 | Output High Voltage P1, P2, P3, P4 | 2.4 | - | V | V _{DD} = 4.5V, V _{OH} = -100 μ A |
| | | 1.4 | - | V | V _{DD} = 2.4V, V _{OH} = -20 μ A |
| VOH2 | Output High Voltage P0, ALE, \overline{PSEN} ^[*4] | 2.4 | - | V | V _{DD} = 4.5V, I _{OH} = -400 μ A |
| | | 1.4 | - | V | V _{DD} = 2.4V, I _{OH} = -200 μ A |
| ISR1 | Source current P1, P2, P3, P4<0:4> | -120 | -250 | μ A | V _{DD} = 4.5V, V _{OH} = 2.4V |
| | | -20 | -40 | μ A | V _{DD} = 2.4V, V _{OH} = 1.4V |
| ISR2 | Source current P0, ALE, \overline{PSEN} , P4<5:6> | -10 | -14 | mA | V _{DD} = 4.5V, V _{OH} = 2.4V |
| | | -1.9 | -3.3 | mA | V _{DD} = 2.4V, V _{OH} = 1.4V |

Notes:


- *1. RST pin has an internal pull-down.
- *2. Pins of P1 and P3 can source a transition current when they are being externally driven from 1 to 0.
- *3. RST is a Schmitt trigger input and XTAL1 is a CMOS input.
- *4. P0, P2, ALE and \overline{PSEN} are tested in the external access mode.
- *5. P3.4 to P3.7 are in normal mode.
- *6. P3(P3.4–P3.7) is used LED driver port by set SFR.



AC CHARACTERISTICS

The AC specifications are a function of the particular process used to manufacture the part, the ratings of the I/O buffers, the capacitive load, and the internal routing capacitance. Most of the specifications can be expressed in terms of multiple input clock periods (TCP), and actual parts will usually experience less than a ± 20 nS variation. The numbers below represent the performance expected from a 0.6micron CMOS process when using 2 and 4 mA output buffers.

Clock Input Waveform



| PARAMETER | SYMBOL | MIN. | TYP. | MAX. | UNIT | NOTES |
|-----------------|--------|------|------|------|------|-------|
| Operating Speed | FOP | 0 | - | 24 | MHz | 1 |
| Clock Period | TCP | 25 | - | - | nS | 2 |
| Clock High | TCH | 10 | - | - | nS | 3 |
| Clock Low | TCL | 10 | - | - | nS | 3 |

Notes:

1. The clock may be stopped indefinitely in either state.
2. The TCP specification is used as a reference in other specifications.
3. There are no duty cycle requirements on the XTAL1 input.

Program Fetch Cycle

| PARAMETER | SYMBOL | MIN. | TYP. | MAX. | UNIT | NOTES |
|----------------------------|------------------|-----------|-------|-------|------|-------|
| Address Valid to ALE Low | T _{AAS} | 1 TCP - Δ | - | - | nS | 4 |
| Address Hold from ALE Low | T _{AAH} | 1 TCP - Δ | - | - | nS | 1, 4 |
| ALE Low to PSEN Low | T _{APL} | 1 TCP - Δ | - | - | nS | 4 |
| PSEN Low to Data Valid | T _{PDA} | - | - | 2 TCP | nS | 2 |
| Data Hold after PSEN High | T _{PDH} | 0 | - | 1 TCP | nS | 3 |
| Data Float after PSEN High | T _{PDZ} | 0 | - | 1 TCP | nS | |
| ALE Pulse Width | T _{ALW} | 2 TCP - Δ | 2 TCP | - | nS | 4 |
| PSEN Pulse Width | T _{PSW} | 3 TCP - Δ | 3 TCP | - | nS | 4 |

Notes:

1. P0.0–P0.7, P2.0–P2.7 remain stable throughout entire memory cycle.
2. Memory access time is 3 TCP.
3. Data have been latched internally prior to PSEN going high.
4. "Δ" (due to buffer driving delay and wire loading) is 20 nS.



Data Read Cycle

| PARAMETER | SYMBOL | MIN. | TYP. | MAX. | UNIT | NOTES |
|--------------------------------------|------------------|-----------------------|-------------------|-----------------------|------|-------|
| ALE Low to \overline{RD} Low | T _{DAR} | 3 T _{CP} - Δ | - | 3 T _{CP} + Δ | nS | 1, 2 |
| \overline{RD} Low to Data Valid | T _{DDA} | - | - | 4 T _{CP} | nS | 1 |
| Data Hold from \overline{RD} High | T _{DDH} | 0 | - | 2 T _{CP} | nS | |
| Data Float from \overline{RD} High | T _{DDZ} | 0 | - | 2 T _{CP} | nS | |
| \overline{RD} Pulse Width | T _{DRD} | 6 T _{CP} - Δ | 6 T _{CP} | - | nS | 2 |

Notes:

1. Data memory access time is 8 T_{CP}.
2. "Δ" (due to buffer driving delay and wire loading) is 20 nS.

Data Write Cycle

| PARAMETER | SYMBOL | MIN. | TYP. | MAX. | UNIT |
|-------------------------------------|------------------|-----------------------|-------------------|-----------------------|------|
| ALE Low to \overline{WR} Low | T _{DAW} | 3 T _{CP} - Δ | - | 3 T _{CP} + Δ | nS |
| Data Valid to \overline{WR} Low | T _{DAD} | 1 T _{CP} - Δ | - | - | nS |
| Data Hold from \overline{WR} High | T _{DWD} | 1 T _{CP} - Δ | - | - | nS |
| \overline{WR} Pulse Width | T _{DWR} | 6 T _{CP} - Δ | 6 T _{CP} | - | nS |

Note: "Δ" (due to buffer driving delay and wire loading) is 20 nS.

Port Access Cycle

| PARAMETER | SYMBOL | MIN. | TYP. | MAX. | UNIT |
|------------------------------|------------------|-------------------|------|------|------|
| Port Input Setup to ALE Low | T _{PDS} | 1 T _{CP} | - | - | nS |
| Port Input Hold from ALE Low | T _{PDH} | 0 | - | - | nS |
| Port Output to ALE | T _{PDA} | 1 T _{CP} | - | - | nS |

Note: Ports are read during S5P2, and output data becomes available at the end of S6P2. The timing data are referenced to ALE, since it provides a convenient reference.




Program Operation

| PARAMETER | SYMBOL | MIN. | TYP. | MAX. | UNIT |
|--|-----------------|------|------|------|------|
| VPP Setup Time | TVPS | 2.0 | - | - | μS |
| Data Setup Time | TDS | 2.0 | - | - | μS |
| Data Hold Time | T _{DH} | 2.0 | - | - | μS |
| Address Setup Time | TAS | 2.0 | - | - | μS |
| Address Hold Time | TAH | 0 | - | - | μS |
| $\overline{\text{CE}}$ Program Pulse Width for Program Operation | TPWP | 290 | 300 | 310 | μS |
| OCTRL Setup Time | TOCS | 2.0 | - | - | μS |
| OCTRL Hold Time | TOCH | 2.0 | - | - | μS |
| $\overline{\text{OE}}$ Setup Time | TOES | 2.0 | - | - | μS |
| $\overline{\text{OE}}$ High to Output Float | TDFP | 0 | - | 130 | nS |
| Data Valid from $\overline{\text{OE}}$ | TOEV | - | - | 150 | nS |


Note: Flash data can be accessed only in flash mode. The RST pin must pull in V_{IH} status, the ALE pin must pull in V_{IL} status, and the PSEN pin must pull in V_{IH} status.

TIMING WAVEFORMS


Program Fetch Cycle




Data Read Cycle




Data Write Cycle



Port Access Cycle



Program Operation



TYPICAL APPLICATION CIRCUITS

Expanded External Program Memory and Crystal




Figure A

| CRYSTAL | C1 | C2 | R |
|---------|-----|-----|---|
| 16 MHz | 30P | 30P | - |
| 24 MHz | 15P | 15P | - |

Above table shows the reference values for crystal applications.

Note: C1, C2, R components refer to Figure A.

Typical Application Circuits, continued

Expanded External Data Memory and Oscillator






Figure B

PACKAGE DIMENSIONS

40-pin DIP




44-pin PLCC





Package Dimensions, continued

44-pin PQFP



Headquarters

No. 4, Creation Rd. III,
Science-Based Industrial Park,
Hsinchu, Taiwan
TEL: 886-3-5770066
FAX: 886-3-5792766
<http://www.winbond.com.tw/>
Voice & Fax-on-demand: 886-2-27197006

Taipei Office

11F, No. 115, Sec. 3, Min-Sheng East Rd.,
Taipei, Taiwan
TEL: 886-2-27190505
FAX: 886-2-27197502

Winbond Electronics (H.K.) Ltd.

Rm. 803, World Trade Square, Tower II,
123 Hoi Bun Rd., Kwun Tong,
Kowloon, Hong Kong
TEL: 852-27513100
FAX: 852-27552064

Winbond Electronics North America Corp.

Winbond Memory Lab.
Winbond Microelectronics Corp.
Winbond Systems Lab.

2727 N. First Street, San Jose,
CA 95134, U.S.A.
TEL: 408-9436666
FAX: 408-5441798

Note: All data and specifications are subject to change without notice.