

JLC1562B

I²C Bus I/O Expander

The JLC1562B facilitates easy I²C Bus expandability. Multiple devices (up to 8 on the same I²C Bus) are easily added as each device has its own selectable 3-bit address. The JLC1562B provides an 8-bit bidirectional input/output port and 6-bit resolution Digital to Analog Converter. The voltage on pins P0–P4 is compared with a controllable threshold voltage and the results are readable through the I²C Bus.

I²C Bus interface pins SDA, SCL and A0–A2 are; Serial Data, Serial Clock and Device Address respectively. External interface pins are P0–P7 and VDAC; I/O Port and D/A output.

Features

- Pb-Free Packages are Available*
- Low Power Dissipation
- I²C-Bus Format (2-Wire Type; SDA, SCL) Data Transfer
- 6-bit DAC
- Bus Address Selectable (3-bit)
- Address Input Pins are Pulled Up to V_{DD} with Internal Resistor
- I/O Pins are Open Drain Outputs
- 5 Comparators at Inputs
- Inputs Protected from External Bus Currents in Power Down Mode




Figure 1. Pin Assignment

PIN LIST	
A0–A2	Chip Address Input
P0–P4	Comparator Input / Open Drain Output
P5–P7	Comparator Input / Open Drain Output
SCL	Serial Clock Input
SDA	I ² C Data Output
VDAC	DAC Output


*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.




ON Semiconductor®

<http://onsemi.com>


MARKING DIAGRAMS



PDIP-16
N SUFFIX
CASE 648



EIAJ-16
F SUFFIX
CASE 966




A = Assembly Location
WL, L = Wafer Lot
YY, Y = Year
WW, W = Work Week

ORDERING INFORMATION

Device	Package	Shipping†
JLC1562BN	PDIP-16	500 / Unit PAK
JLC1562BNG	PDIP-16 (Pb-Free)	500 / Unit PAK
JLC1562BF	EIAJ-16 (Pb-Free)	50 Units / Rail
JLC1562BFEL	EIAJ-16 (Pb-Free)	2000 Units / Reel


†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

JLC1562B



NOTE: Internal Power On Reset sets P0 ~ P7 low, sets VDAC to $1/80 V_{DD}$ and selects $1/2 V_{DD}$ for Comparator "B" threshold.

Figure 2. Block Diagram



JLC1562B

MAXIMUM RATINGS (Referenced to GND)

Symbol	Parameter	Value	Unit
V_{dd}	DC Supply Voltage	-0.5 to +7.0	V
V_{in}	DC Input Voltage	-0.5 to $V_{dd} + 0.5$	V
V_{out}	DC Output Voltage	-0.5 to $V_{dd} + 0.5$	V
I	DC Input/Output Current (per Pin)	25	mA
I_{DD}	DC Supply Current (V_{DD} and GND Pins)	75	mA
T_{stg}	Storage Temperature Range	-65 to +150	°C
T_L	Lead Temperature, 1 mm from Case for 10 Seconds	300	°C

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
V_{dd}	DC Supply Voltage	4.2	6.0	V
V_{in}, V_{out}	DC Input Voltage	0.0	V_{dd}	V
T_A	Operating Temperature	-40	+85	°C

DC CHARACTERISTICS (Referenced to V_{SS})

Symbol	Parameter	Guaranteed Limit		Unit
		Min	Max	
V_{IH}	Maximum Input Voltage, "H"	0.7 V_{dd}	-	V
V_{IL}	Maximum Input Voltage, "L"	-	0.3 V_{dd}	V
V_{OL}	Maximum Output Voltage, "L" ($I_{out} = 4mA$)	-	0.3	V
I_{in}	Maximum Input Leakage Current ($V_{in} = V_{dd}$ or V_{SS} , SCL pin only)	-	± 1.0	μA
I_{oz}	Maximum Output Hi-Z Leakage Current (Output = High Impedance; $V_{out} = V_{dd}$)	-	± 5.0	μA
C_{in}	Maximum Input Capacitance (Input Pin)	-	10	pF
C_{out}	Maximum Output Capacitance (Output Pin)	-	15	pF
$C_{i/o}$	Maximum I/O Capacitance (I/O Pin)	-	15	pF
V_{ICR}	Comparator Common Mode Input Voltage Range	0	$V_{dd} - 1.5$	V
I_{CC}	Maximum Quiescent Supply Current (per Package)	-	5.0	mA

COMPARATOR AC CHARACTERISTICS


Symbol	Parameter	Test Conditions	Guaranteed Limit			Unit
			Min	Typ	Max	
t_{PD}	Maximum Propagation Delay	$V_{ref} = 1.5 V, 10mV$ overdrive	-	1.0	-	μS
		$V_{ref} = 1.5 V, 100mV$ overdrive	-	0.2	-	μS

DA COMPARATOR CHARACTERISTICS

Symbol	Parameter	Guaranteed Limit			Unit
		Min	Typ	Max	
DNL	DAC Referential NON-Linearity		±1/4 LSB		
e _{FS}	DAC Full Scale Error			±1 LSB	
e _{ZC}	DAC Zero Scale Error			±1 LSB	

TIMING CHARACTERISTICS


Symbol	Parameter	Guaranteed Limit		Unit
		Min	Max	
f _{CL}	SCL CLOCK Frequency	0	100	kHz
t _{BUF}	BUS Free Time (Between "STOP" and "START")	4.7	–	µs
t _{HD:STA}	HOLD Time for "START"	4.0	–	µs
t _{LOW}	HOLD Time at SCL CLOCK LOW	4.7	–	µs
t _{HIGH}	HOLD Time at SCL CLOCK HI	4.0	–	µs
t _{HD:DAT}	DATA HOLD Time	0	–	µs
t _{SU:DAT}	DATA SETUP Time	250	–	ns
t _R	Rise Time (SDA and SCL)	–	1000	ns
t _F	Fall Time (SDA and SCL)	–	300	ns
t _{SU:STO}	SETUP Time for "STOP"	4.0	–	µs



JLC1562B


READ / WRITE MODES

MODE	SDA		I/O Expander
	Master Device	Slave Device	I/O Port
READ	Receiver	Transmitter	Input
WRITE	Transmitter	Receiver	Output




The JLC1562B Supports the following types of Bus Cycles


1.) WRITE MODE (A)




2.) WRITE MODE (B)



3.) READ MODE (A)



4.) READ MODE (B)




S = START Condition
 SACK = Slave Acknowledgement
 MACK = Master Acknowledgement
 P = STOP Condition

JLC1562B

READ WRITE DATA FORMAT

<<READ MODE>>



Slave Address	A0 – A2	I/O Expander Device Address (Pins A0 – A2)								
	A3 – A6	<table border="1" style="display: inline-table; border-collapse: collapse;"> <tr> <td style="width: 20px; text-align: center;">A6</td> <td style="width: 20px; text-align: center;">A5</td> <td style="width: 20px; text-align: center;">A4</td> <td style="width: 20px; text-align: center;">A3</td> </tr> </table> is hard wired as <table border="1" style="display: inline-table; border-collapse: collapse;"> <tr> <td style="width: 20px; text-align: center;">0</td> <td style="width: 20px; text-align: center;">1</td> <td style="width: 20px; text-align: center;">1</td> <td style="width: 20px; text-align: center;">1</td> </tr> </table>	A6	A5	A4	A3	0	1	1	1
A6	A5	A4	A3							
0	1	1	1							
	R/W	1 : READ ADDRESS								
Read Data	D5 – D7	Output of Comparator “A”. ($V_{th} = 1/2 V_{DD}$)								
	D0 – D4	Output of Comparator “B”. ($V_{th} = 1/2 V_{DD}$ OR V_{DAC}) READ LATCH Bit Controls when Data Will Be Latched.								


<<WRITE MODE>>




Slave Address	A0 – A2	I/O Expander Device Address (Pins A0 – A2)								
	A3 – A6	<table border="1" style="display: inline-table; border-collapse: collapse;"> <tr> <td style="width: 20px; text-align: center;">A6</td> <td style="width: 20px; text-align: center;">A5</td> <td style="width: 20px; text-align: center;">A4</td> <td style="width: 20px; text-align: center;">A3</td> </tr> </table> is hard wired as <table border="1" style="display: inline-table; border-collapse: collapse;"> <tr> <td style="width: 20px; text-align: center;">0</td> <td style="width: 20px; text-align: center;">1</td> <td style="width: 20px; text-align: center;">1</td> <td style="width: 20px; text-align: center;">1</td> </tr> </table>	A6	A5	A4	A3	0	1	1	1
A6	A5	A4	A3							
0	1	1	1							
	R/W	0 : WRITE ADDRESS								
Write Data (1)	D0 – D7	Device Pins P0 to P7 Output Bits.								
Write Data (2)	D7	READ LATCH CONTROL Latch Control of Signals C0 – C4 in the Device BLOCK DIAGRAM 0 : Data is latched at the ACK after a READ COMMAND. 1 : Data is latched when Comparator “B” switches from 0 to 1. (switch point is controlled by V_{th} .) Data is reset at the ACK after a READ COMMAND.								
	D6	COMPARATOR “B” V_{ref} Control Bit 0 : $V_{ref} = \frac{40}{80} V_{DD}$ 1 : $V_{ref} = V_{DAC}$								
	D0 – D5	DAC Input Bits								

JLC1562B


<<WRITE MODE>>



<<READ MODE>> (READ LATCH = 0)




<<READ MODE>> (READ LATCH = 1)



JLC1562B

PACKAGE DIMENSIONS

PDIP-16
N SUFFIX
CASE 648-08
ISSUE T



NOTES:





1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
4. DIMENSION B DOES NOT INCLUDE MOLD FLASH.
5. ROUNDED CORNERS OPTIONAL.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.740	0.770	18.80	19.55
B	0.250	0.270	6.35	6.85
C	0.145	0.175	3.69	4.44
D	0.015	0.021	0.39	0.53
F	0.040	0.70	1.02	1.77
G	0.100 BSC		2.54 BSC	
H	0.050 BSC		1.27 BSC	
J	0.008	0.015	0.21	0.38
K	0.110	0.130	2.80	3.30
L	0.295	0.305	7.50	7.74
M	0°	10°	0°	10°
S	0.020	0.040	0.51	1.01

JLC1562B

PACKAGE DIMENSIONS

EIAJ-16
F SUFFIX
CASE 966-01
ISSUE O



NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS AND ARE MEASURED AT THE PARTING LINE. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
4. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
5. THE LEAD WIDTH DIMENSION (b) DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSIONS AND ADJACENT LEAD TO BE 0.46 (0.018).

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	---	2.05	---	0.081
A ₁	0.05	0.20	0.002	0.008
b	0.35	0.50	0.014	0.020
c	0.18	0.27	0.007	0.011
D	9.90	10.50	0.390	0.413
E	5.10	5.45	0.201	0.215
e	1.27 BSC		0.050 BSC	
H _E	7.40	8.20	0.291	0.323
L	0.50	0.85	0.020	0.033
L _E	1.10	1.50	0.043	0.059
M	0°	10°	0°	10°
Q ₁	0.70	0.90	0.028	0.035
Z	---	0.78	---	0.031

ON Semiconductor and  are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor
P.O. Box 61312, Phoenix, Arizona 85082-1312 USA
Phone: 480-829-7710 or 800-344-3860 Toll Free USA/Canada
Fax: 480-829-7709 or 800-344-3867 Toll Free USA/Canada
Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free
USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center
2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051
Phone: 81-3-5773-3850

ON Semiconductor Website: <http://onsemi.com>

Order Literature: <http://www.onsemi.com/litorder>

For additional information, please contact your
local Sales Representative.