# SN74LVC2952A OCTAL BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS

SCAS311I - JANUARY 1993 - REVISED AUGUST 2003

- Operates From 1.65 V to 3.6 V
- Inputs Accept Voltages to 5.5 V
- Max t<sub>pd</sub> of 8.2 ns at 3.3 V
- Typical V<sub>OLP</sub> (Output Ground Bounce)
   <0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot)
   >2 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V V<sub>CC</sub>)
- I<sub>off</sub> Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 1000-V Charged-Device Model (C101)

#### DB, DW, NS, OR PW PACKAGE (TOP VIEW) 24 V<sub>CC</sub> B8 [ B7 [] 2 23 🛮 A8 B6 [] 3 22 A7 B5 [] 4 21 A6 B4 **∏** 5 20 A5 B3 ∏ 6 19∏ A4 B2 🛮 7 18 A3 B1 🛮 8 17**∏** A2 OEAB [] 9 16**∏** A1 15 OEBA CLKAB 1 10 CLKENAB 11 14 ∏ CLKBA CLKENBA GND [] 12

## description/ordering information

This octal bus transceiver and register is designed for 1.65-V to 3.6-V V<sub>CC</sub> operation.

The SN74LVC2952A consists of two 8-bit back-to-back registers that store data flowing in both directions between two bidirectional buses. Data on the A or B bus is stored in the registers on the low-to-high transition of the clock (CLKAB or CLKBA) input, provided that the clock-enable (CLKENAB or CLKENBA) input is low. Taking the output-enable (OEAB or OEBA) input low accesses the data on either port.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for partial-power-down applications using I<sub>off</sub>. The I<sub>off</sub> circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

#### **ORDERING INFORMATION**

TA	PACKAGE <sup>†</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING
	SOIC - DW	Tube of 25	SN74LVC2952ADW	LVC2952A
	30IC - DW	Reel of 2000	SN74LVC2952ADWR	LVC2952A
	SOP - NS	Reel of 2000	SN74LVC2952ANSR	LVC2952A
–40°C to 85°C	SSOP – DB	Reel of 2000	SN74LVC2952ADBR	LE952A
		Tube of 60	SN74LVC2952APW	
	TSSOP – PW	Reel of 2000	SN74LVC2952APWR	LE952A
		Reel of 250	SN74LVC2952APWT	

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




#### **FUNCTION TABLE**†

	OUTPUT			
CLKENAB	CLKAB	OEAB	Α	В
Н	Х	L	Х	в <sub>0</sub> ‡ в <sub>0</sub> ‡
Х	H or L	L	Χ	в <sub>0</sub> ‡
L	$\uparrow$	L	L	L
L	$\uparrow$	L	Н	Н
Х	X	Н	Χ	Z

<sup>†</sup> A-to-B data flow is shown; B-to-A data flow is similar, but uses CLKENBA, CLKBA, and OEBA.
‡ Level of B before the indicated steady-state input

# logic diagram (positive logic)





conditions were established

SCAS311I - JANUARY 1993 - REVISED AUGUST 2003

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, V <sub>CC</sub>	–0.5 V to 6.5 V
Input voltage range, V <sub>I</sub> (see Note 1)	0.5 V to 6.5 V
Voltage range applied to any output in the high-impedance or power-off state, VO	
(see Note 1)	–0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, VO	
(see Notes 1 and 2)	–0.5 V to $V_{CC}$ + 0.5 V
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	–50 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	–50 mA
Continuous output current, IO	±50 mA
Continuous current through V <sub>CC</sub> or GND	$\dots \dots \pm 100 \; mA$
Package thermal impedance, $\hat{\theta}_{JA}$ (see Note 3): DB package	63°C/W
DW package	46°C/W
NS package	65°C/W
PW package	88°C/W
Storage temperature range, T <sub>Stq</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
  - 2. The value of V<sub>CC</sub> is provided in the recommended oprating conditions table.
  - 3. The package thermal impedance is calculated in accordance with JESD 51-7.

### recommended operating conditions (see Note 4)

			MIN	MAX	UNIT	
\/	Cumplicusaltana	Operating	1.65	3.6	V	
VCC	Supply voltage	Data retention only	1.5		V	
		V <sub>CC</sub> = 1.65 V to 1.95 V	0.65 × V <sub>CC</sub>			
$V_{IH}$	High-level input voltage	V <sub>CC</sub> = 2.3 V to 2.7 V	1.7		V	
		V <sub>CC</sub> = 2.7 V to 3.6 V	2			
		V <sub>CC</sub> = 1.65 V to 1.95 V		0.35 × V <sub>CC</sub>		
$\vee_{IL}$	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8		
٧ <sub>I</sub>	Input voltage		0	5.5	V	
\	Output voltage	High or low state	0	VCC	V	
۷O		3-state	0	5.5	V	
		V <sub>CC</sub> = 1.65 V		-4		
lou	I limb layed a street assument	V <sub>CC</sub> = 2.3 V		-8		
ЮН	High-level output current	V <sub>CC</sub> = 2.7 V		-12	mA	
		V <sub>CC</sub> = 3 V		-24		
		V <sub>CC</sub> = 1.65 V		4		
IOL	Low lovel output ourrent	V <sub>CC</sub> = 2.3 V		8	m /\	
	Low-level output current	V <sub>CC</sub> = 2.7 V		12	mA	
		V <sub>CC</sub> = 3 V		24		
Δt/Δν	Input transition rise or fall rate			10	ns/V	
T <sub>A</sub>	Operating free-air temperature		-40	85	°C	

NOTE 4: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



# SN74LVC2952A OCTAL BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS

SCAS311I - JANUARY 1993 - REVISED AUGUST 2003

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER	TEST CONDITION	IS	Vcc	MIN	TYP	MAX	UNIT
		I <sub>OH</sub> = -100 μA	1.65 V to 3.6 V	V <sub>CC</sub> -0.2				
		I <sub>OH</sub> = -4 mA		1.65 V	1.2			
\/a++		I <sub>OH</sub> = -8 mA		2.3 V	1.7			V
VOH		10.1 - 12.mA		2.7 V	2.2			V
		$I_{OH} = -12 \text{ mA}$		3 V	2.4			
		I <sub>OH</sub> = -24 mA		3 V	2.2			
		I <sub>OL</sub> = 100 μA		1.65 V to 3.6 V			0.2	
		I <sub>OL</sub> = 4 mA	1.65 V			0.45		
VOL		I <sub>OL</sub> = 8 mA	2.3 V			0.7	V	
		I <sub>OL</sub> = 12 mA	2.7 V			0.4		
		I <sub>OL</sub> = 24 mA		3 V			0.55	
П	Control inputs	V <sub>I</sub> = 0 to 5.5 V		3.6 V			±5	μΑ
l <sub>off</sub>		$V_I$ or $V_O = 5.5 V$		0			±10	μΑ
l <sub>OZ</sub> ‡		V <sub>O</sub> = 0 to 5.5 V		3.6 V			±10	μΑ
		V <sub>I</sub> = V <sub>CC</sub> or GND	1- 0	2.07			10	A
ICC		3.6 V ≤ V <sub>I</sub> ≤ 5.5 V§	IO = 0	3.6 V			10	μΑ
Δlcc	$\Delta I_{CC}$ One input at $V_{CC} - 0.6 \text{ V}$ , Other inputs at $V_{CC}$ or GND		2.7 V to 3.6 V			500	μΑ	
Ci	Control inputs	V <sub>I</sub> = V <sub>CC</sub> or GND		3.3 V		5		pF
C <sub>io</sub>	A or B ports	$V_O = V_{CC}$ or GND		3.3 V		8.5		pF

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

# timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

			V <sub>CC</sub> =		V <sub>CC</sub> = ± 0.2		V <sub>CC</sub> =	2.7 V	V <sub>CC</sub> =	3.3 V 3 V	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fclock	f <sub>clock</sub> Clock frequency			¶		¶		150		150	MHz
t <sub>W</sub>	Pulse duration, CLK high or low		¶		¶		3.3		3.3		ns
	Catus time	Data before CLK high	¶		¶		1.7		1.3		20
<sup>l</sup> su	t <sub>SU</sub> Setup time	CLKEN before CLK high	¶		¶		1.3		1.1		ns
		Data after CLK high	¶		¶		1.8		1.1		
t <sub>h</sub> Hold time	CLKEN after CLK high	¶		¶		1.4		1.1		ns	

This information was not available at the time of publication.



<sup>‡</sup> For I/O ports, the parameter IOZ includes the input leakage current.

<sup>§</sup> This applies in the disabled state only.

# switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = ± 0.1		V <sub>CC</sub> =	2.5 V 2 V	VCC =	2.7 V	V <sub>CC</sub> =	3.3 V 3 V	UNIT
	(IIVI O1)	(0011 01)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>			†		†		150		150		MHz
<sup>t</sup> pd	CLKAB or CLKBA	B or A	†	†	†	†		8.8	1	8.2	ns
t <sub>en</sub>	ŌĒ	A or B	†	†	†	†		9	1	7.8	ns
<sup>t</sup> dis	ŌĒ	A or B	†	†	†	†		8.8	1	7.8	ns
t <sub>sk(o)</sub>				·		Ī				1	ns


<sup>†</sup> This information was not available at the time of publication.

# operating characteristics, $T_A = 25^{\circ}C$

PARAMETER			TEST	V <sub>CC</sub> = 1.8 V	V <sub>CC</sub> = 2.5 V	V <sub>CC</sub> = 3.3 V	UNIT
PARAMETER		CONDITIONS	TYP	TYP	TYP	ONIT	
Const	Power dissipation capacitance	Outputs enabled	f = 10 MHz	†	†	79	рF
Cpd	per transceiver	Outputs disabled	1 = 10 MHZ	†	†	41	рΓ

<sup>†</sup> This information was not available at the time of publication.


#### PARAMETER MEASUREMENT INFORMATION



TEST	S1
tPLH/tPHL	Open
tPLZ/tPZL	VLOAD
tPHZ/tPZH	GND

**LOAD CIRCUIT** 

.,	INF	PUTS	.,	.,	•	-	.,
VCC	٧ <sub>I</sub>	t <sub>r</sub> /t <sub>f</sub>	VM	VLOAD	CL	$R_L$	$v_{\scriptscriptstyle\Delta}$
1.8 V $\pm$ 0.15 V	VCC	≤ <b>2</b> ns	V <sub>CC</sub> /2	2×V <sub>CC</sub>	30 pF	<b>1 k</b> Ω	0.15 V
2.5 V $\pm$ 0.2 V	VCC	≤ <b>2</b> ns	V <sub>CC</sub> /2	2×VCC	30 pF	500 $\Omega$	0.15 V
2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 $\Omega$	0.3 V
3.3 V $\pm$ 0.3 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	<b>500</b> Ω	0.3 V



- NOTES: A. C<sub>L</sub> includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z<sub>O</sub> = 50 Ω.
  - D. The outputs are measured one at a time with one transition per measurement.
  - E. tpLz and tpHz are the same as tdis.
  - F. tpzL and tpzH are the same as ten.
  - G. tplH and tpHL are the same as tpd.
  - H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms



## DGV (R-PDSO-G\*\*)

### 24 PINS SHOWN

#### **PLASTIC SMALL-OUTLINE**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194

### DW (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE PACKAGE

#### **16 PINS SHOWN**



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013

## **MECHANICAL DATA**

# NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

### PLASTIC SMALL-OUTLINE PACKAGE



NOTES:


- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



## DB (R-PDSO-G\*\*)

## PLASTIC SMALL-OUTLINE

#### **28 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

## PW (R-PDSO-G\*\*)

#### 14 PINS SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated