


IRLZ14PbF

HEXFET® Power MOSFET

- Dynamic dv/dt Rating
- Logic-Level Gate Drive
- $R_{DS(on)}$ Specified at $V_{GS}=4V$ & $5V$
- 175°C Operating Temperature
- Fast Switching
- Ease of Paralleling
- Simple Drive Requirements
- Lead-Free




$V_{DSS} = 60V$
 $R_{DS(on)} = 0.20\Omega$
 $I_D = 10A$

Description

Third Generation HEXFETs from International Rectifier provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The TO-220 package is universally preferred for all commercial-industrial applications at power dissipation levels to approximately 50 watts. The low thermal resistance and low package cost of the TO-220 contribute to its wide acceptance throughout the industry.



Absolute Maximum Ratings

| | Parameter | Max. | Units |
|---------------------------|--|-----------------------|-------|
| $I_D @ T_C = 25^\circ C$ | Continuous Drain Current, $V_{GS} @ 5.0 V$ | 10 | A |
| $I_D @ T_C = 100^\circ C$ | Continuous Drain Current, $V_{GS} @ 5.0 V$ | 7.2 | |
| I_{DM} | Pulsed Drain Current ① | 40 | |
| $P_D @ T_C = 25^\circ C$ | Power Dissipation | 43 | W |
| | Linear Derating Factor | 0.29 | W/°C |
| V_{GS} | Gate-to-Source Voltage | ± 10 | V |
| E_{AS} | Single Pulse Avalanche Energy ② | 68 | mJ |
| dv/dt | Peak Diode Recovery dv/dt ③ | 4.5 | V/ns |
| T_J T_{STG} | Operating Junction and Storage Temperature Range | -55 to +175 | °C |
| | Soldering Temperature, for 10 seconds | 300 (1.6mm from case) | |
| | Mounting Torque, 6-32 or M3 screw | 10 lbf·in (1.1 N·m) | |

Thermal Resistance

| | Parameter | Min. | Typ. | Max. | Units |
|-----------------|-------------------------------------|------|------|------|-------|
| $R_{\theta JC}$ | Junction-to-Case | — | — | 3.5 | °C/W |
| $R_{\theta CS}$ | Case-to-Sink, Flat, Greased Surface | — | 0.50 | — | |
| $R_{\theta JA}$ | Junction-to-Ambient | — | — | 62 | |


IRLZ14PbF

International
Rectifier

Electrical Characteristics @ $T_J = 25^\circ\text{C}$ (unless otherwise specified)

| Parameter | Parameter | Min. | Typ. | Max. | Units | Test Conditions |
|---------------------------------|--------------------------------------|------|-------|--------------|----------|---|
| $V_{(BR)DSS}$ | Drain-to-Source Breakdown Voltage | 60 | — | — | V | $V_{GS}=0V, I_D=250\mu A$ |
| $\Delta V_{(BR)DSS}/\Delta T_J$ | Breakdown Voltage Temp. Coefficient | — | 0.070 | — | V/°C | Reference to 25°C , $I_D=1\text{mA}$ |
| $R_{DS(on)}$ | Static Drain-to-Source On-Resistance | — | — | 0.20 0.28 | Ω | $V_{GS}=5.0V, I_D=6.0A$ ④ $V_{GS}=4.0V, I_D=5.0A$ ④ |
| $V_{GS(th)}$ | Gate Threshold Voltage | 1.0 | — | 2.0 | V | $V_{DS}=V_{GS}, I_D=250\mu A$ |
| g_{fs} | Forward Transconductance | 3.5 | — | — | S | $V_{DS}=25V, I_D=6.0A$ ④ |
| I_{DSS} | Drain-to-Source Leakage Current | — | — | 25 250 | μA | $V_{DS}=60V, V_{GS}=0V$ $V_{DS}=48V, V_{GS}=0V, T_J=150^\circ\text{C}$ |
| I_{GSS} | Gate-to-Source Forward Leakage | — | — | 100 | nA | $V_{GS}=10V$ |
| | Gate-to-Source Reverse Leakage | — | — | -100 | nA | $V_{GS}=-10V$ |
| Q_g | Total Gate Charge | — | — | 8.4 | nC | $I_D=10A$ |
| Q_{gs} | Gate-to-Source Charge | — | — | 3.5 | nC | $V_{DS}=48V$ |
| Q_{gd} | Gate-to-Drain ("Miller") Charge | — | — | 6.0 | nC | $V_{GS}=5.0V$ See Fig. 6 and 13 ④ |
| $t_{d(on)}$ | Turn-On Delay Time | — | 9.3 | — | ns | $V_{DD}=30V$ |
| t_r | Rise Time | — | 110 | — | ns | $I_D=10A$ |
| $t_{d(off)}$ | Turn-Off Delay Time | — | 17 | — | ns | $R_G=12\Omega$ |
| t_f | Fall Time | — | 28 | — | ns | $R_D=2.8\Omega$ See Figure 10 ④ |
| L_D | Internal Drain Inductance | — | 4.5 | — | nH | Between lead, 6 mm (0.25in.) from package and center of die contact |
| L_S | Internal Source Inductance | — | 7.5 | — | nH | |
| C_{ISS} | Input Capacitance | — | 400 | — | pF | $V_{GS}=0V$ |
| C_{OSS} | Output Capacitance | — | 170 | — | pF | $V_{DS}=25V$ |
| C_{RSS} | Reverse Transfer Capacitance | — | 42 | — | pF | $f=1.0\text{MHz}$ See Figure 5 |

Source-Drain Ratings and Characteristics

| Parameter | Parameter | Min. | Typ. | Max. | Units | Test Conditions |
|-----------|--|---|------|------|---------|--|
| I_S | Continuous Source Current (Body Diode) | — | — | 10 | A | MOSFET symbol showing the integral reverse p-n junction diode.  |
| I_{SM} | Pulsed Source Current (Body Diode) ① | — | — | 40 | A | |
| V_{SD} | Diode Forward Voltage | — | — | 1.6 | V | $T_J=25^\circ\text{C}, I_S=10A, V_{GS}=0V$ ④ |
| t_{rr} | Reverse Recovery Time | — | 93 | 130 | ns | $T_J=25^\circ\text{C}, I_F=10A$ |
| Q_{rr} | Reverse Recovery Charge | — | 0.34 | 0.65 | μC | $di/dt=100A/\mu s$ ④ |
| t_{on} | Forward Turn-On Time | Intrinsic turn-on time is negligible (turn-on is dominated by L_S+L_D) | | | | |

Notes:

① Repetitive rating; pulse width limited by max. junction temperature (See Figure 11)

③ $I_{SD} \leq 10A, di/dt \leq 90A/\mu s, V_{DD} \leq V_{(BR)DSS}, T_J \leq 175^\circ\text{C}$

② $V_{DD}=25V$, starting $T_J=25^\circ\text{C}$, $L=793\mu H$
 $R_G=25\Omega, I_{AS}=10A$ (See Figure 12)

④ Pulse width $\leq 300\mu s$; duty cycle $\leq 2\%$.




Fig 1. Typical Output Characteristics,
 $T_C=25^\circ\text{C}$




Fig 2. Typical Output Characteristics,
 $T_C=175^\circ\text{C}$




Fig 3. Typical Transfer Characteristics




Fig 4. Normalized On-Resistance
Vs. Temperature

IRLZ14PbF




Fig 5. Typical Capacitance Vs. Drain-to-Source Voltage




Fig 6. Typical Gate Charge Vs. Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 8. Maximum Safe Operating Area




Fig 9. Maximum Drain Current Vs. Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case

IRLZ14PbF

International
IR Rectifier




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 13a. Basic Gate Charge Waveform




Fig 12c. Maximum Avalanche Energy Vs. Drain Current




Fig 13b. Gate Charge Test Circuit

International
IR Rectifier





Fig 14. Peak Diode Recovery dv/dt Test



* $V_{GS} = 5V$ for Logic Level Devices

Fig 15. For N-Channel Power MOSFETs



Notice

The products described herein were acquired by Vishay Intertechnology, Inc., as part of its acquisition of International Rectifier's Power Control Systems (PCS) business, which closed in April 2007. Specifications of the products displayed herein are pending review by Vishay and are subject to the terms and conditions shown below.

Specifications of the products displayed herein are subject to change without notice. Vishay Intertechnology, Inc., or anyone on its behalf, assumes no responsibility or liability for any errors or inaccuracies.

Information contained herein is intended to provide a product description only. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Vishay's terms and conditions of sale for such products, Vishay assumes no liability whatsoever, and disclaims any express or implied warranty, relating to sale and/or use of Vishay products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright, or other intellectual property right.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications. Customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Vishay for any damages resulting from such improper use or sale.

International Rectifier®, IR®, the IR logo, HEXFET®, HEXSense®, HEXDIP®, DOL®, INTERO®, and POWIRTRAIN® are registered trademarks of International Rectifier Corporation in the U.S. and other countries. All other product names noted herein may be trademarks of their respective owners.