Dual P-Channel 20-V (D-S) MOSFET

PRODUCT SUMMARY			
V_{DS} (V)	$r_{DS(on)}$ (Ω)	I_D (A)	Q_g (Typ)
–20	0.058 at V_{GS} = –4.5 V	–6[a]	5.5 nC
	0.100 at V_{GS} = –2.5 V	–6[a]	

FEATURES

- TrenchFET® Power MOSFET
- New Thermally Enhanced PowerPAK® ChipFET® Package
  - Small Footprint Area
  - Low On–Resistance
  - Thin 0.8–mm profile

Pb-free

RoHS COMPLIANT

APPLICATIONS

- Load Switch, PA Switch, and Charger Switch for portable devices

PowerPAK® ChipFET® Dual



Bottom View

Marking Code



Lot Traceability and Date Code

Part # Code



P-Channel MOSFET P-Channel MOSFET

Ordering Information: Si5947DU-T1–E3 (Lead (Pb)-free)

ABSOLUTE MAXIMUM RATINGS (T_A = 25 °C UNLESS OTHERWISE NOTED)

Parameter		Symbol	Limit	Unit
Drain-Source Voltage		V_{DS}	–20	V
Gate-Source Voltage		V_{GS}	± 12	
Continuous Drain Current (T_J = 150 °C)	T_C = 25 °C	I_D	–6[a]	A
	T_C = 70 °C		–6[a]	
	T_A = 25 °C		–5[b, c]	
	T_A = 70 °C		–4[b, c]	
Pulsed Drain Current		I_{DM}	–20	
Continuous Source-Drain Diode Current	T_C = 25 °C	I_S	–6[a]	
	T_A = 25 °C		–1.9[b, c]	
Maximum Power Dissipation	T_C = 25 °C	P_D	10.4	W
	T_C = 70 °C		6.7	
	T_A = 25 °C		2.3[b, c]	
	T_A = 70 °C		1.5[b, c]	
Operating Junction and Storage Temperature Range		T_J, T_{stg}	–55 to 150	°C
Soldering Recommendations (Peak Temperature)[d, e]			260	

THERMAL RESISTANCE RATINGS

Parameter		Symbol	Typical	Maximum	Unit
Maximum Junction-to-Ambient[b, f]	t ≤ 5 sec	R_{thJA}	43	55	°C/W
Maximum Junction-to-Case (Drain)	Steady State	R_{thJC}	9.5	12	

Notes:
a. Package limited.
b. Surface Mounted on 1" x 1" FR4 Board.
c. t = 5 sec.
d. See Solder Profile (http://www.vishay.com/doc?73257). The PowerPAK ChipFET is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.
e. Rework Conditions: manual soldering with a soldering iron is not recommended for leadless components.
f. Maximum under steady state conditions is 105 °C/W.

SPECIFICATIONS (T_J = 25 °C UNLESS OTHERWISE NOTED)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Static						
Drain-Source Breakdown Voltage	V_{DS}	V_{GS} = 0 V, I_D = –250 µA	–20			V
V_{DS} Temperature Coefficient	$\Delta V_{DS}/T_J$	I_D = –250 µA		–19		mV/°C
$V_{GS(th)}$ Temperature Coefficient	$\Delta V_{GS(th)}/T_J$			2.6		
Gate-Source Threshold Voltage	$V_{GS(th)}$	V_{DS} = V_{GS}, I_D = –250 µA	–0.6		–1.5	V
Gate-Source Leakage	I_{GSS}	V_{DS} = 0 V, V_{GS} = ± 12 V			± 100	ns
Zero Gate Voltage Drain Current	I_{DSS}	V_{DS} = –20 V, V_{GS} = 0 V			–1	µA
		V_{DS} = –20 V, V_{GS} = 0 V, T_J = 55 °C			–10	
On-State Drain Current[a]	$I_{D(on)}$	V_{DS} ≤ –5 V, V_{GS} = –4.5 V	–20			A
Drain-Source On-State Resistance[a]	$r_{DS(on)}$	V_{GS} = –4.5 V, I_D = –3.6 A		0.048	0.058	Ω
		V_{GS} = –2.5 V, I_D = –1 A		0.081	0.100	
Forward Transconductance[a]	g_{fs}	V_{DS} = –10 V, I_D = –3.6 A		10		S
Dynamic[b]						
Input Capacitance	C_{iss}	V_{DS} = –10 V, V_{GS} = 0 V, f = 1 MHz		480		pF
Output Capacitance	C_{oss}			125		
Reverse Transfer Capacitance	C_{rss}			90		
Total Gate Charge	Q_g	V_{DS} = –10 V, V_{GS} = –10 V, I_D = –5 A		11	17	nC
		V_{DS} = –10 V, V_{GS} = –4.5 V, I_D = –5 A		5.5	8.5	
Gate-Source Charge	Q_{gs}			1.2		
Gate-Drain Charge	Q_{gd}			1.8		
Gate Resistance	R_g	f = 1 MHz		9		Ω
Turn-On Delay Time	$t_{d(on)}$	V_{DD} = – 10 V, R_L = 2.5 Ω I_D ≅ –4 A, V_{GEN} = –4.5 V, R_g = 1 Ω		11	20	ns
Rise Time	t_r			42	65	
Turn-Off Delay Time	$t_{d(off)}$			33	50	
Fall Time	t_f			50	75	
Turn-On Delay Time	$t_{d(on)}$	V_{DD} = –10 V, R_L = 2.5 Ω I_D ≅ –4 A, V_{GEN} = –10 V, R_g = 1 Ω		5	10	
Rise Time	t_r			15	25	
Turn-Off Delay Time	$t_{d(off)}$			25	40	
Fall Time	t_f			10	20	
Drain-Source Body Diode Characteristics						
Continuous Source-Drain Diode Current	I_S	T_C = 25 °C			–6	A
Pulse Diode Forward Current	I_{SM}				–20	
Body Diode Voltage	V_{SD}	I_S = –4 A, V_{GS} = 0 V		–0.9	–1.2	V
Body Diode Reverse Recovery Time	t_{rr}	I_F = –4 A, di/dt = 100 A/µs, T_J = 25 °C		25	50	ns
Body Diode Reverse Recovery Charge	Q_{rr}			10	20	nC
Reverse Recovery Fall Time	t_a			9		ns
Reverse Recovery Rise Time	t_b			16		

Notes
a. Pulse test; pulse width ≤ 300 µs, duty cycle ≤ 2 %.
b. Guaranteed by design, not subject to production testing.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

TYPICAL CHARACTERISTICS (25 °C UNLESS NOTED)

Output Characteristics



Transfer Characteristics



On-Resistance vs. Drain Current and Gate Voltage



Capacitance



Gate Charge



On-Resistance vs. Junction Temperature



TYPICAL CHARACTERISTICS (25 °C UNLESS NOTED)

Source-Drain Diode Forward Voltage



On-Resistance vs. Gate-to-Source Voltage



Threshold Voltage



Single Pulse Power, Junction-to-Ambient



Safe Operating Area, Junction-to-Case



*V_{GS} > minimum V_{GS} at which $r_{DS(on)}$ is specified

TYPICAL CHARACTERISTICS (25 °C UNLESS NOTED)

Current De-Rating*



Power De-Rating



*The power dissipation P_D is based on $T_{J(max)}$ = 150 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.

TYPICAL CHARACTERISTICS (25 °C UNLESS NOTED)





Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?73695.

Notice

Specifications of the products displayed herein are subject to change without notice. Vishay Intertechnology, Inc., or anyone on its behalf, assumes no responsibility or liability for any errors or inaccuracies.

Information contained herein is intended to provide a product description only. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Vishay's terms and conditions of sale for such products, Vishay assumes no liability whatsoever, and disclaims any express or implied warranty, relating to sale and/or use of Vishay products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright, or other intellectual property right.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications. Customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Vishay for any damages resulting from such improper use or sale.