

Vishay Siliconix

# P-Channel 30-V (D-S) MOSFET

PRODUCT SUMMARY				
V <sub>DS</sub> (V)	$r_{DS(on)}\left(\Omega\right)$	I <sub>D</sub> (A)		
- 30	$0.0085$ at $V_{GS} = -10 \text{ V}$	<b>– 18</b>		
	0.013 at V <sub>GS</sub> = - 4.5 V	- 14		

#### **FEATURES**

- TrenchFET® Power MOSFETS
- New Low Thermal Resistance PowerPAK<sup>®</sup> Package with Low 1.07-mm Profile



# RoHS

#### **APPLICATIONS**

- · Battery and Load Switching
  - Notebook and Tablet Computers
  - Notebook and Tablet Battery Packs


# 6.15 mm 5.15 mm 6.15 mm

PowerPAK SO-8

**Bottom View** 

Ordering Information: Si7491DP-T1

Si7491DP-T1—E3 (Lead (Pb)-free)



P-Channel MOSFET

ABSOLUTE MAXIMUM RATINGS T <sub>A</sub> = 25 °C, unless otherwise noted						
Parameter		Symbol	10 secs	Steady State	Unit	
Drain-Source Voltage		$V_{DS}$	- 30		V	
Gate-Source Voltage		$V_{GS}$	± 20			
Continuous Drain Current (T = 150 °C)8	T <sub>A</sub> = 25 °C	- I <sub>D</sub>	- 18	- 11	۸	
Continuous Drain Current (T <sub>J</sub> = 150 °C) <sup>a</sup>	T <sub>A</sub> = 70 °C		- 14	- 8		
Pulsed Drain Current		I <sub>DM</sub>	- 50		А	
Continuous Source Current (Diode Conduction) <sup>a</sup>		I <sub>S</sub>	- 4.5	- 1.6		
Maximum Dawar Dissinational	T <sub>A</sub> = 25 °C	- P <sub>D</sub>	5	1.8	W	
Maximum Power Dissipation <sup>a</sup>	T <sub>A</sub> = 70 °C		3.2	1.1		
Operating Junction and Storage Temperature Range		T <sub>J</sub> , T <sub>stg</sub>	- 55 to 150		°C	
Soldering Recommendations (Peak Temperature) <sup>b,c</sup>			260			

THERMAL RESISTANCE RATINGS					
Parameter		Symbol	Typical	Maximum	Unit
Marianna Innation to Ambient	t ≤ 10 sec	R <sub>thJA</sub>	20	25	
Maximum Junction-to-Ambient <sup>a</sup>	Steady State		54	68	°C/W
Maximum Junction-to-Case (Drain)	Steady State	$R_{thJC}$	1.7	2.2	

#### Notes

a. Surface Mounted on 1" x 1" FR4 Board.

b. See Solder Profile (http://www.vishay.com/ppg?73257). The PowerPAK SO-8 is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.

c. Rework Conditions: manual soldering with a soldering iron is not recommended for leadless components.

<sup>\*</sup> Pb containing terminations are not RoHS compliant, exemptions may apply.

# Vishay Siliconix

#### **New Product**





<b>SPECIFICATIONS</b> $T_J = 25$ °C, unless otherwise noted								
Parameter	Symbol	Test Condition	Min	Тур	Max	Unit		
Static								
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_{D} = -250 \mu A$	- 1.0		- 3.0	V		
Gate-Body Leakage	I <sub>GSS</sub>	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			± 100	nA		
Zava Cata Valtana Duain Commant	I <sub>DSS</sub>	$V_{DS} = -30 \text{ V}, V_{GS} = 0 \text{ V}$			<b>– 1</b>	μА		
Zero Gate Voltage Drain Current		$V_{DS} = -30 \text{ V}, V_{GS} = 0 \text{ V}, T_J = 70 ^{\circ}\text{C}$			- 10			
On-State Drain Current <sup>a</sup>	I <sub>D(on)</sub>	$V_{DS} = -5 \text{ V}, V_{GS} = -10 \text{ V}$	- 30			Α		
Drain-Source On-State Resistance <sup>a</sup>	r <sub>DS(on)</sub>	$V_{GS} = -10 \text{ V}, I_D = -18 \text{ A}$		0.007	0.0085	Ω		
		$V_{GS} = -4.5 \text{ V}, I_D = -14 \text{ A}$		0.0105	0.013			
Forward Transconductance <sup>a</sup>	9 <sub>fs</sub>	$V_{DS} = -15 \text{ V}, I_D = -18 \text{ A}$		46		S		
Diode Forward Voltage <sup>a</sup>	$V_{SD}$	$I_S = -4.5 \text{ A}, V_{GS} = 0 \text{ V}$		- 0.74	- 1.1	V		
Dynamic <sup>b</sup>				•	•			
Total Gate Charge	$Q_g$			56	85			
Gate-Source Charge	$Q_{gs}$	$V_{DS} = -15 \text{ V}, V_{GS} = -5 \text{ V}, I_D = -18 \text{ A}$		12		nC		
Gate-Drain Charge	$Q_{gd}$			25				
Turn-On Delay Time	t <sub>d(on)</sub>			150	225			
Rise Time	t <sub>r</sub>	$V_{DD} = -15 \text{ V}, R_L = 15 \Omega$		190	290			
Turn-Off Delay Time	t <sub>d(off)</sub>	$I_D \cong -1 \text{ A}, V_{GEN} = -4.5 \text{ V}, R_G = 6 \Omega$		120	180			
Fall Time	t <sub>f</sub>			90	140	ns		
Gate Resistance	$R_{g}$			2.5				
Source-Drain Reverse Recovery Time	t <sub>rr</sub>	$I_F = -2.9 \text{ A, di/dt} = 100 \text{ A/}\mu\text{s}$		50	80			

- Notes a. Pulse test; pulse width  $\leq$  300  $\mu$ s, duty cycle  $\leq$  2 %. b. Guaranteed by design, not subject to production testing.


Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### TYPICAL CHARACTERISTICS 25 °C, unless noted













#### **New Product**

#### TYPICAL CHARACTERISTICS 25 °C, unless noted



On-Resistance vs. Drain Current




 $T_J = 150 \, ^{\circ}C$  Source Current (A) 10 T<sub>J</sub> = 25 °C 0.1 0.0 0.2 0.4 0.6 1.0 1.2 0.8 V<sub>SD</sub> - Source-to-Drain Voltage (V)


Source-Drain Diode Forward Voltage

6500 5200 C - Capacitance (pF)  $C_{\text{iss}}$ 3900 2600  $C_{oss}$ 1300  $C_{\text{rss}}$ 0 5 10 15 20 25 30

V<sub>DS</sub> - Drain-to-Source Voltage (V) Capacitance



On-Resistance vs. Junction Temperature



On-Resistance vs. Gate-to-Source Voltage


60


## Vishay Siliconix

#### **New Product**




#### TYPICAL CHARACTERISTICS 25 °C, unless noted






Single Pulse Power, Junction-to-Ambient



Safe Operating Area, Junction-to-Case




Normalized Thermal Transient Impedance, Junction-to-Ambient

#### **New Product**

Vishay Siliconix

#### TYPICAL CHARACTERISTICS 25 °C, unless noted



Normalized Thermal Transient Impedance, Junction-to-Case

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <a href="http://www.vishay.com/ppg?72276">http://www.vishay.com/ppg?72276</a>.

### **Legal Disclaimer Notice**



Vishay

#### **Notice**

Specifications of the products displayed herein are subject to change without notice. Vishay Intertechnology, Inc., or anyone on its behalf, assumes no responsibility or liability for any errors or inaccuracies.

Information contained herein is intended to provide a product description only. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Vishay's terms and conditions of sale for such products, Vishay assumes no liability whatsoever, and disclaims any express or implied warranty, relating to sale and/or use of Vishay products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright, or other intellectual property right.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications. Customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Vishay for any damages resulting from such improper use or sale.

www.vishay.com Revision: 08-Apr-05