New Product



SiR494DP

RoHS


COMPLIANT

HALOGEN

Vishay Siliconix

N-Channel 12-V (D-S) MOSFET

PRODUCT SUMMARY					
V _{DS} (V)	R _{DS(on)} (Ω)	$\mathbf{R}_{DS(on)}$ (Ω) \mathbf{I}_{D} (A) ^a G			
12	0.0012 at V _{GS} = 10 V	60	50 nC		
	0.0017 at V_{GS} = 4.5 V	60	30110		



PowerPAK[®] SO-8

Bottom View


Ordering Information: SiR494DP-T1-GE3 (Lead (Pb)-free and Halogen-free)

FEATURES

- Halogen-free According to IEC 61249-2-21
 Definition
- TrenchFET[®] Gen III Power MOSFET
- 100 % R_g Tested
- 100 % UIS Tested
- Compliant to RoHS Directive 2002/95/EC

APPLICATIONS

- DC/DC
- OR-ing



N-Channel MOSFET

ABSOLUTE MAXIMUM RATINGS	T _A = 25 °C, unle	ss otherwise no	oted	
Parameter		Symbol	Limit	Unit
Drain-Source Voltage	V _{DS}	12	V	
Gate-Source Voltage	V _{GS}	± 20	, v	
	T _C = 25 °C		60 ^a	
Continuous Drain Current ($T_1 = 150 \text{ °C}$)	T _C = 70 °C		60 ^a	
Continuous Drain Current (1) = 150 °C)	T _A = 25 °C	I _D	53.7 ^{b, c}	
	T _A = 70 °C		43 ^{b, c}	А
Pulsed Drain Current		I _{DM}	100	~
Continuous Source-Drain Diode Current	T _C = 25 °C	I _S	60 ^a	
Continuous Source-Drain Diode Current	T _A = 25 °C	'S	5.6 ^{b, c}	
Single Pulse Avalanche Current	L = 0.1 mH	I _{AS}	15	
Single Pulse Avalanche Energy	L = 0.1 mm	E _{AS}	11	mJ
	T _C = 25 °C		104	
Maximum Power Dissipation	T _C = 70 °C	P _D	66.6	w
	T _A = 25 °C	U U	6.25 ^{b, c}	~~
	T _A = 70 °C		4.0 ^{b, c}	
Operating Junction and Storage Temperature Range		T _J , T _{stg}	- 55 to 150	°C
Soldering Recommendations (Peak Temperature) ^{d, e}			260	

THERMAL RESISTANCE RATINGS						
Parameter		Symbol	Typical	Maximum	Unit	
Maximum Junction-to-Ambient ^{b, f}	t ≤ 10 s	R _{thJA}	15	20	°C/W	
Maximum Junction-to-Case (Drain)	Steady State	R _{thJC}	0.9	1.2		

Notes:

a. Package limited.

b. Surface Mounted on 1" x 1" FR4 board.

c. t = 10 s.

d. See Solder Profile (<u>www.vishay.com/ppg?73257</u>). The PowerPAK SO-8 is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.

e. Rework Conditions: manual soldering with a soldering iron is not recommended for leadless components.

f. Maximum under Steady State conditions is 54 °C/W.

Vishay Siliconix



Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit	
Static					•		
Drain-Source Breakdown Voltage	V _{DS}	$V_{GS} = 0 \text{ V}, \text{ I}_{D} = 250 \mu\text{A}$	12			V	
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_{J}$	I _D = 250 μA		9.5		mV/°C	
V _{GS(th)} Temperature Coefficient	$\Delta V_{GS(th)}/T_J$	η – 200 μη		- 6.1			
Gate-Source Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}, I_D = 250 \ \mu A$	1.0		2.5	V	
Gate-Source Leakage	I _{GSS}	$V_{DS} = 0 V, V_{GS} = \pm 20 V$			± 100	nA	
Zero Gate Voltage Drain Current	I _{DSS}	$V_{DS} = 12 \text{ V}, V_{GS} = 0 \text{ V}$			1	μΑ	
		V_{DS} = 12 V, V_{GS} = 0 V, T_{J} = 55 °C			10		
On-State Drain Current ^a	I _{D(on)}	$V_{DS} \ge 5 \text{ V}, V_{GS} = 10 \text{ V}$	30			Α	
Drain-Source On-State Resistance ^a	Р	V _{GS} = 10 V, I _D = 20 A		0.001	0.0012	Ω	
	R _{DS(on)}	$V_{GS} = 4.5 \text{ V}, \text{ I}_{D} = 20 \text{ A}$		0.0014	0.0017		
Forward Transconductance ^a	9 _{fs}	V _{DS} = 10 V, I _D = 20 A		95		S	
Dynamic ^b					1		
Input Capacitance	C _{iss}			6900		pF	
Output Capacitance	C _{oss}	$V_{DS} = 6 V, V_{GS} = 0 V, f = 1 MHz$		4130			
Reverse Transfer Capacitance	C _{rss}			1785			
Total Gate Charge	Qg	$V_{DS} = 6 \text{ V}, V_{GS} = 10 \text{ V}, I_{D} = 20 \text{ A}$		98	150	nC	
				50	75		
Gate-Source Charge	Q _{gs}	V_{DS} = 6 V, V_{GS} = 4.5 V, I_{D} = 20 A		16.5			
Gate-Drain Charge	Q _{gd}			15			
Gate Resistance	R _g	f = 1 MHz	0.2	1.05	2	Ω	
Turn-On Delay Time	t _{d(on)}			19	35	ns	
Rise Time	t _r	V_{DD} = 10 V, R_L = 1.0 Ω		10	20		
Turn-Off Delay Time	t _{d(off)}	$\rm I_D \cong 10$ A, $\rm V_{GEN}$ = 10 V, $\rm R_g$ = 1 Ω		48	90		
Fall Time	t _f			11	22		
Turn-On Delay Time	t _{d(on)}			42	80		
Rise Time	t _r	V_{DD} = 10 V, R_L = 1.0 Ω		60	110		
Turn-Off Delay Time	t _{d(off)}	$I_D \cong$ 10 A, V_{GEN} = 4.5 V, R_g = 1 Ω		54	100		
Fall Time	t _f			54	100		
Drain-Source Body Diode Characteristic	cs				•		
Continuous Source-Drain Diode Current	۱ _S	T _C = 25 °C			60	A	
Pulse Diode Forward Current ^a	I _{SM}				100		
Body Diode Voltage	V _{SD}	I _S = 5 A		0.73	1.1	V	
Body Diode Reverse Recovery Time	t _{rr}			46	80	ns	
Body Diode Reverse Recovery Charge	Q _{rr}	L = 10.0 d/dt = 100.04 trans = 25.90		44	80	nC	
Reverse Recovery Fall Time	t _a	$I_F = 10 \text{ A}, \text{ dl/dt} = 100 \text{ A/}\mu\text{s}, T_J = 25 ^\circ\text{C}$		22			
Reverse Recovery Rise Time	t _b	—		24		ns	

Notes:


a. Pulse test; pulse width \leq 300 μ s, duty cycle \leq 2 %. b. Guaranteed by design, not subject to production testing.


Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.




Vishay Siliconix

TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted








Document Number: 64824 S09-0874-Rev. A, 18-May-09

Vishay Siliconix



TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




Safe Operating Area, Junction-to-Ambient



SiR494DP Vishay Siliconix

TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




* The power dissipation P_D is based on $T_{J(max)} = 150$ °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.

Vishay Siliconix



TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted



Normalized Thermal Transient Impedance, Junction-to-Case

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg264824.



Vishay

Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.