



AMIC

A67P16181/A67P06361 Series

Preliminary

2M X 18, 1M X 36 LVTTL, Flow-through ZeBL™ SRAM

Document Title

2M X 18, 1M X 36 LVTTL, Flow-through ZeBL™ SRAM

Revision History

<u>Rev. No.</u>	<u>History</u>	<u>Issue Date</u>	<u>Remark</u>
0.0	Initial issue	March 25, 2004	Preliminary
0.1	Error Correction: delete \overline{BWE} pin in block diagram	August 6, 2004	



A67P16181/A67P06361 Series

Preliminary

2M X 18, 1M X 36 LVTTL, Flow-through ZeBL™ SRAM

Features

- Fast access time: 6.5/7.5/8.5 ns (153, 133, 117 MHz)
- Zero Bus Latency between READ and WRITE cycles allows 100% bus utilization
- Signal +2.5V ± 5% power supply
- Individual Byte Write control capability
- Clock enable (CEN) pin to enable clock and suspend operations
- Clock-controlled and registered address, data and control signals
- Registered output for pipelined applications
- Three separate chip enables allow wide range of options for CE control, address pipelining
- Internally self-timed write cycle
- Selectable BURST mode (Linear or Interleaved)
- SLEEP mode (ZZ pin) provided
- Available in 100 pin LQFP package

General Description

The AMIC Zero Bus Latency (ZeBL™) SRAM family employs high-speed, low-power CMOS designs using an advanced CMOS process.


The A67P16181, A67P06361 SRAMs integrate a 2M X 18, 1M X 36 SRAM core with advanced synchronous peripheral circuitry and a 2-bit burst counter. These SRAMs are optimized for 100 percent bus utilization without the insertion of any wait cycles during Write-Read alternation. The positive edge triggered single clock input (CLK) controls all synchronous inputs passing through the registers. The synchronous inputs include all address, all data inputs, active low chip enable (\overline{CE}), two additional chip enables for easy depth expansion ($\overline{CE2}$, $\overline{CE2}$), cycle start input ($\overline{ADV/LD}$), synchronous clock enable (\overline{CEN}), byte write enables ($\overline{BW1}$, $\overline{BW2}$, $\overline{BW3}$, $\overline{BW4}$) and read/write ($\overline{R/W}$).


Asynchronous inputs include the output enable (\overline{OE}), clock (CLK), SLEEP mode (ZZ, tied LOW if unused) and burst mode (MODE). Burst Mode can provide either interleaved or linear operation, burst operation can be initiated by synchronous address Advance/Load ($\overline{ADV/LD}$) pin in Low state. Subsequent burst address can be internally


generated by the chip and controlled by the same input pin $\overline{ADV/LD}$ in High state.

Write cycles are internally self-timed and synchronous with the rising edge of the clock input and when $\overline{R/W}$ is Low. The feature simplified the write interface. Individual Byte enables allow individual bytes to be written. $\overline{BW1}$ controls I/Oa pins; $\overline{BW2}$ controls I/Ob pins; $\overline{BW3}$ controls I/Oc pins; and $\overline{BW4}$ controls I/Od pins. Cycle types can only be defined when an address is loaded.

The SRAM operates from a +2.5V power supply, and all inputs and outputs are LVTTL-compatible. The device is ideally suited for high bandwidth utilization systems.

Pin Configuration


Block Diagram (1M X 36)


Block Diagram (2M X 18)


Pin Description

Pin No.		Symbol	Description
LQFP (X18)	LQFP (X36)		
37 36 35,34,33,32, 100,99,82,81 44,45,46,47, 48,49,50,83,84 43 80	37 36 35,34,33,32, 100,99,82,81 45,46,47,48, 49,50,83,84,43 44	A0 A1 A2 – A9 A11-A19 A20 A10	Synchronous Address Inputs : These inputs are registered and must meet the setup and hold times around the rising edge of CLK. Pins 83 and 84 are reserved as address bits for higher-density 9Mb and 18Mb DBA SRAMs, respectively. A0 and A1 are the two least significant bits (LSB) of the address field and set the internal burst counter if burst is desired.
93 ($\overline{BW1}$) 94 ($\overline{BW2}$)	93 ($\overline{BW1}$) 94 ($\overline{BW2}$) 95 ($\overline{BW3}$) 96 ($\overline{BW4}$)	$\overline{BW1}$ $\overline{BW2}$ $\overline{BW3}$ $\overline{BW4}$	Synchronous Byte Write Enables : These active low inputs allow individual bytes to be written when a WRITE cycle is active and must meet the setup and hold times around the rising edge of CLK. BYTE WRITES need to be asserted on the same cycle as the address, \overline{BWs} are associated with addresses and apply to subsequent data. $\overline{BW1}$ controls I/Oa pins; $\overline{BW2}$ controls I/Ob pins; $\overline{BW3}$ controls I/Oc pins; $\overline{BW4}$ controls I/Od pins.
89	89	CLK	Clock : This signal registers the address, data, chip enables, byte write enables and burst control inputs on its rising edge. All synchronous inputs must meet setup and hold times around the clock's rising edge.
98	98	\overline{CE}	Synchronous Chip Enable : This active low input is used to enable the device. This input is sampled only when a new external address is loaded ($\overline{ADV}/\overline{LD}$ LOW).
92	92	$\overline{CE2}$	Synchronous Chip Enable : This active low input is used to enable the device and is sampled only when a new external address is loaded ($\overline{ADV}/\overline{LD}$ LOW). This input can be used for memory depth expansion.
97	97	CE2	Synchronous Chip Enable : This active high input is used to enable the device and is sampled only when a new external address is loaded ($\overline{ADV}/\overline{LD}$ LOW). This input can be used for memory depth expansion.
86	86	\overline{OE}	Output Enable : This active low asynchronous input enables the data I/O output drivers.
85	85	$\overline{ADV}/\overline{LD}$	Synchronous Address Advance/Load : When HIGH, this input is used to advance the internal burst counter, controlling burst access after the external address is loaded. When HIGH, $\overline{R}/\overline{W}$ is ignored. A LOW on this pin permits a new address to be loaded at CLK rising edge.
87	87	\overline{CEN}	Synchronous Clock Enable : This active low input permits CLK to propagate throughout the device. When HIGH, the device ignores the CLK input and effectively internally extends the previous CLK cycle. This input must meet setup and hold times around the rising edge of CLK.

Pin Description (continued)

Pin No.		Symbol	Description
LQFP (X18)	LQFP (X36)		
64	64	ZZ	Snooze Enable : This active high asynchronous input causes the device to enter a low-power standby mode in which all data in the memory array is retained. When active, all other inputs are ignored.
88	88	R/ \overline{W}	Read/Write : This active input determines the cycle type when ADV/ \overline{LD} is LOW. This is the only means for determining READs and WRITEs. READ cycles may not be converted into WRITEs (and vice versa) other than by loading a new address. A LOW on this pin permits BYTE WRITE operations and must meet the setup and hold times around the rising edge of CLK. Full bus width WRITEs occur if all byte write enables are LOW.
74, 73, 72, 69, 68 63, 62, 59, 58 24, 23, 22, 19, 18 13, 12, 9, 8	52, 53, 56, 57, 58, 59, 62, 63, 51 68, 69, 72, 73, 74, 75, 78, 79, 80 2, 3, 6, 7, 8, 9, 12, 13,1 18, 19, 22, 23, 24, 25, 28, 29, 30	I/Oa I/Ob I/Oc I/Od	SRAM Data I/O : Byte "a" is I/Oa pins; Byte "b" is I/Ob pins; Byte "c" is I/Oc pins; Byte "d" is I/Od pins. Input data must meet setup and hold times around CLK rising edge.
31	31	MODE	Mode: This input selects the burst sequence. A LOW on this pin selects linear burst. NC or HIGH on this pin selects interleaved burst. Do not alter input state while device is operating.
1, 2, 3, 6, 7, 25, 28, 29, 30, 38, 39, 42, 51, 52, 53, 56, 57, 75, 78, 79, 95, 96	38,39,42	NC	No Connect : These pins can be left floating or connected to GND to minimize thermal impedance.
15, 16, 41, 65, 91	15, 16, 41, 65, 91	VCC	Power Supply
4, 11, 20, 27, 54, 61, 70, 77	4, 11, 20, 27, 54, 61, 70, 77	VCCQ	Isolated Output Buffer Supply
14, 17, 40, 66, 90	14, 17, 40, 66, 90	VSS	Ground : GND.
5,10,21,26, 55,60,71,76	5,10,21,26, 55,60,71,76	VSSQ	Isolated Output Buffer Ground

Truth Table (Notes 5 - 7)

Operation	Address Used	\overline{CE}	$\overline{CE2}$	CE2	ZZ	ADV/ \overline{LD}	R/W	\overline{BWx}	\overline{OE}	\overline{CEN}	CLK	I/O	Notes
Deselected Cycle, Power-down	None	H	X	X	L	L	X	X	X	L	L→H	High-Z	
Deselected Cycle, Power-down	None	X	H	X	L	L	X	X	X	L	L→H	High-Z	
Deselected Cycle, Power-down	None	X	X	L	L	L	X	X	X	L	L→H	High-Z	
Continue Deselect Cycle	None	X	X	X	L	H	X	X	X	L	L→H	High-Z	1
READ Cycle (Begin Burst)	External	L	L	H	L	L	H	X	L	L	L→H	Q	
READ Cycle (Continue Burst)	Next	X	X	X	L	H	X	X	L	L	L→H	Q	1,7
NOP/Dummy READ (Begin Burst)	External	L	L	H	L	L	H	X	H	L	L→H	High-Z	2
Dummy READ (Continue Burst)	Next	X	X	X	L	H	X	X	H	L	L→H	High-Z	1,2,7
WRITE Cycle (Begin Burst)	External	L	L	H	L	L	L	L	X	L	L→H	D	3
WRITE Cycle (Continue Burst)	Next	X	X	X	L	H	X	L	X	L	L→H	D	1,3,7
NOP/WRITE Abort (Begin Burst)	None	L	L	H	L	L	L	H	X	L	L→H	High-Z	2,3
WRITE Abort (Continue Burst)	Next	X	X	X	L	H	X	H	X	L	L→H	High-Z	1,2,3,7
IGNORE Clock Edge (Stall)	Current	X	X	X	L	X	X	X	X	H	L→H	-	4
SLEEP Mode	None	X	X	X	H	X	X	X	X	X	X	High-Z	

Notes:

1. Continue Burst cycles, whether READ or WRITE, use the same control inputs. The type of cycle performed (READ or WRITE) is chosen in the initial Begin Burst cycle. A Continue Deselect cycle can only be entered if a Deselect cycle is executed first.
2. Dummy READ and WRITE Abort cycles can be considered NOPs because the device performs no operation. A WRITE Abort means a WRITE command is given, but no operation is performed.
3. \overline{OE} may be wired LOW to minimize the number of control signals to the SRAM. The device will automatically turn off the output drivers during a WRITE cycle. Some users may use \overline{OE} when the bus turn-on and turn-off times do not meet their requirements.
4. If an Ignore Clock Edge command occurs during a READ operation, the I/O bus will remain active (Low-Z). If it occurs during a WRITE cycle, the bus will remain in High-Z. No WRITE operations will be performed during the Ignored Clock Edge cycle.
5. X means "Don't Care." H means logic HIGH. L means logic LOW. $\overline{BWx} = H$ means all byte write signals ($\overline{BW1}, \overline{BW2}, \overline{BW3}$ and $\overline{BW4}$) are HIGH. $\overline{BWx} = L$ means one or more byte write signals are LOW.
6. $\overline{BW1}$ enables WRITES to Byte "a" (I/Oa pins); $\overline{BW2}$ enables WRITES to Byte "b" (I/Ob pins); $\overline{BW3}$ enables WRITES to Byte "c" (I/Oc pins); $\overline{BW4}$ enables WRITES to Byte "d" (I/Od pins).
7. The address counter is incremented for all Continue Burst cycles.

Partial Truth Table for READ/WRITE Commands (X18)

Operation	R/ \overline{W}	$\overline{BW1}$	$\overline{BW2}$
READ	H	X	X
WRITE Byte "a"	L	L	H
WRITE Byte "b"	L	H	L
WRITE all bytes	L	L	L
WRITE Abort/NOP	L	H	H

Note : Using R/ \overline{W} and BYTE WRITE(s), any one or more bytes may be written.

Partial Truth Table for READ/WRITE Commands (X36)

Operation	R/ \overline{W}	$\overline{BW1}$	$\overline{BW2}$	$\overline{BW3}$	$\overline{BW4}$
READ	H	X	X	X	X
WRITE Byte "a"	L	L	H	H	H
WRITE Byte "b"	L	H	L	H	H
WRITE Byte "c"	L	H	H	L	H
WRITE Byte "d"	L	H	H	H	L
WRITE all bytes	L	L	L	L	L
WRITE Abort/NOP	L	H	H	H	H

Note : Using R/ \overline{W} and BYTE WRITE(s), any one or more bytes may be written.

Linear Burst Address Table (MODE = LOW)

First Address (External)	Second Address (Internal)	Third Address (Internal)	Fourth Address (Internal)
X . . . X00	X . . . X01	X . . . X10	X . . . X11
X . . . X01	X . . . X10	X . . . X11	X . . . X00
X . . . X10	X . . . X11	X . . . X00	X . . . X01
X . . . X11	X . . . X00	X . . . X01	X . . . X10

Interleaved Burst Address Table (MODE = HIGH or NC)

First Address (External)	Second Address (Internal)	Third Address (Internal)	Fourth Address (Internal)
X . . . X00	X . . . X01	X . . . X10	X . . . X11
X . . . X01	X . . . X00	X . . . X11	X . . . X10
X . . . X10	X . . . X11	X . . . X00	X . . . X01
X . . . X11	X . . . X10	X . . . X01	X . . . X00

Absolute Maximum Ratings*

Power Supply Voltage (VCC)	-0.3V to +3.6V
Voltage Relative to GND for any Pin Except VCC (Vin, Vout)	-0.3V to VCC +0.3V
Operating Temperature (Topr)	0°C to 70°C
Storage Temperature (Tbias)	-10°C to 85 °C
Storage Temperature (Tstg)	-55°C to 125°C

***Comments**

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to this device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied or intended. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

DC Electrical Characteristics and Operating Conditions

(0°C ≤ TA ≤ 70°C, VCC, VCCQ = +2.5V ± 5% unless otherwise noted)

Symbol	Parameter	Conditions	Min.	Max.	Unit	Note
V _{IH}	Input High Voltage		1.7	VCC+0.3	V	1,2
V _{IL}	Input Low Voltage		-0.3	0.7	V	1,2
I _{LI}	Input Leakage Current	0V ≤ V _{IH} ≤ VCC	-2.0	2.0	μA	
I _{Lo}	Output Leakage Current	Output(s) disabled, 0V ≤ V _{IN} ≤ VCC	-2.0	2.0	μA	
V _{OH}	Output High Voltage	I _{OH} = -1.0mA	2.0		V	1,3
V _{OL}	Output Low Voltage	I _{OL} = 1.0mA		0.4	V	1,3
VCC	Supply Voltage		2.375	2.625	V	1
VCCQ	Isolated Output Buffer Supply		2.375	VCC	V	1,4

Capacitance

Symbol	Parameter	Conditions	Typ.	Max.	Unit	Note
C _I	Control Input Capacitance	T _A = 25°C; f = 1MHz VCC = 2.5V	3	4	pF	6
C _O	Input/Output Capacitance (I/O)		4	5	pF	6
C _A	Address Capacitance		3	3.5	pF	6

Note : 1. All voltages referenced to VSS (GND).

2. Overshoot : V_{IH} ≤ +3.6V for t ≤ t_{KHKH}/2 for I ≤ 20mA

Undershoot : V_{IL} ≥ -0.7V for t ≤ t_{KHKH}/2 for I ≤ 20mA

Power-up : V_{IH} ≤ +2.625V and VCC ≤ 2.375V for t ≤ 200ms

3. The load used for V_{OH}, V_{OL} testing is shown in Figure 2. AC load current is higher than the shown DC values.

AC I/O curves are available upon request.

4. VCC and VCCQ can be externally wired together to the same power supply.

5. This parameter is sampled.

Icc Operating Condition and Maximum Limits

Symbol	Parameter	Max.			Unit	Conditions
		-6.5	-7.5	-8.5		
I _{CC}	Power Supply Current : Operating	TBD	TBD	TBD	mA	Device selected; All inputs $\leq V_{IL}$ or $\geq V_{IH}$; Cycle time $\geq t_{kc}$ (MIN); VCC = MAX; Output open
I _{SB}	Standby	TBD	TBD	TBD	mA	Device deselected; VCC = MAX; All inputs $\leq V_{SS}+0.2$ or $\geq V_{CC}-0.2$; Cycle time $\geq t_{kc}$ (MIN)
I _{SB}	Standby	TBD	TBD	TBD	mA	Device deselected; VCC = MAX; All inputs $\leq V_{SS}+0.2$ or $\geq V_{CC}-0.2$; All inputs static; CLK frequency=MAX; ZZ $\geq V_{CC}-0.2V$
I _{SB2}	Standby	TBD	TBD	TBD	mA	Device deselected; VCC = MAX; All inputs $\leq V_{IL}$; or $\geq V_{IH}$; All inputs static; CLK frequency=0
I _{SB2Z}	SLEEP Mode	TBD	TBD	TBD	mA	ZZ $\geq V_{IH}$

AC Characteristics (Note 4)
 ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$, $V_{CC} = +2.5\text{V} \pm 5\%$)

Symbol	Parameter	-6.5		-7.5		-8.5		Unit	Note
		Min.	Max.	Min.	Max.	Min.	Max.		
Clock									
t_{CLK}	Clock cycle time	7.5	-	-8.5	-	10	-	ns	
t_{CF}	Clock frequency	-	133	-	117	-	100	MHz	
t_{CLKH}	Clock HIGH time	2.5	-	2.8	-	3.0	-	ns	
t_{CLKL}	Clock LOW time	2.5	-	2.8	-	3.0	-	ns	
Output Times									
t_{CLKQV}	Clock to output valid	-	6.5	-	7.5	-	8.5	ns	
t_{CLKQX}	Clock to output invalid	3.0	-	3.0	-	3.0	-	ns	
t_{CLKQX1}	Clock to output in Low-Z	2.5	-	2.5	-	2.5	-	ns	1,2,3
t_{CLKQZ}	Clock to output in High-Z	1.5	3.8	1.5	4.0	1.5	5.0	ns	1,2,3
t_{GLQV}	$\overline{\text{OE}}$ to output valid	-	3.5	-	3.5	-	4.0	ns	4
t_{GLQX}	$\overline{\text{OE}}$ to output in Low-Z	0	-	0	-	0	-	ns	1,2,3
t_{GHQZ}	$\overline{\text{OE}}$ to output in High-Z	-	3.5	-	3.5	-	4.0	ns	1,2,3
Setup Times									
t_{AVKH}	Address	1.5	-	2.0	-	2.0	-	ns	5
t_{EVKH}	Clock enable ($\overline{\text{CEN}}$)	1.5	-	2.0	-	2.0	-	ns	5
t_{CVKH}	Control signals	1.5	-	2.0	-	2.0	-	ns	5
t_{DVKH}	Data-in	1.5	-	2.0	-	2.0	-	ns	5
Hold Times									
t_{KHAX}	Address	0.5	-	0.5	-	0.5	-	ns	5
t_{KHGX}	Clock enable ($\overline{\text{CEN}}$)	0.5	-	0.5	-	0.5	-	ns	5
t_{KHGX}	Control signals	0.5	-	0.5	-	0.5	-	ns	5
t_{KHDX}	Data-in	0.5	-	0.5	-	0.5	-	ns	5

- Notes: 1. This parameter is sampled.
 2. Output loading is specified with $C_1=5\text{pF}$ as in Figure 2.
 3. Transition is measured $\pm 200\text{mV}$ from steady state voltage.
 4. $\overline{\text{OE}}$ can be considered a "Don't Care" during WRITE; however, controlling $\overline{\text{OE}}$ can help fine-tune a system for turnaround timing.
 5. This is a synchronous device. All addresses must meet the specified setup and hold times for all rising edges of CLK when $\text{ADV}/\overline{\text{LD}}$ is LOW and chip enabled. All other synchronous inputs meet the setup and hold times with stable logic levels for all rising edges of clock (CLK) when the chip is enabled. Chip enable must be valid at each rising edge of CLK (when $\text{ADV}/\overline{\text{LD}}$ is LOW) to remain enabled.

AC Test Conditions

Input Pulse Levels	GND to 2.5V
Input Rise and Fall Times	1.0ns
Input Timing Reference Levels	1.25V
Output Reference Levels	1.25V
Output Load	See Figures 1 and 2




Figure 1
Output Load Equivalent




Figure 2
Output Load Equivalent

SLEEP Mode

SLEEP Mode is a low current “Power-down” mode in which the device is deselected and current is reduced to I_{SB2Z} . This duration of SLEEP Mode is dictated by the length of time the ZZ is in a HIGH state. After entering SLEEP Mode, all inputs except ZZ become disabled and all outputs go to High-Z. The ZZ pin is asynchronous, active high input that causes the device to enter SLEEP Mode. When the ZZ pin becomes logic HIGH, I_{SB2Z} is guaranteed after the time t_{ZZI}

is met. Any operation pending when entering SLEEP Mode is not guaranteed to successfully complete. Therefore, SLEEP Mode (READ or WRITE) must not be initiated until valid pending operations are completed. Similarly, when exiting SLEEP Mode during t_{RZZ} , only a DESELECT or READ cycle should be given while the SRAM is transitioning out of SLEEP Mode.


SLEEP Mode Electrical Characteristics


(VCC, VCCQ = +2.5V±5%)

Symbol	Parameter	Conditions	Min.	Max.	Unit	Note
I_{SB2Z}	Current during SLEEP Mode	$ZZ \geq V_{IH}$	-	TBD	mA	
t_{ZZ}	ZZ active to input ignored		0	$2(t_{KHKH})$	ns	1
t_{RZZ}	ZZ inactive to input sampled		0	$2(t_{KHKH})$	ns	1
t_{ZZI}	ZZ active to snooze current		-	$2(t_{KHKH})$	ns	1
t_{RZZI}	ZZ inactive to exit snooze current		0		ns	1

Note : 1. This parameter is sampled.

SLEEP Mode Waveform




READ/WRITE Timing


Note 1: For this waveform, ZZ is tied LOW.

Note 2: Burst sequence order is determined by MODE (0 = linear, 1 = interleaved). BRST operations are optional.

Note 3: \overline{CE} represents three signals. When $\overline{CE} = 0$, it represents $\overline{CE} = 0$, $\overline{CE2} = 0$, $\overline{CE2} = 1$.

Note 4: Data coherency is provided for all possible operations. If a READ is initiated the most current data is used. The most recent data may be from the input data register.

NOP, STALL and Deselect Cycles


- Note :**
1. The IGNORE CLOCK EDGE or STALL cycle (clock 3) illustrates \overline{CEN} being used to create a "pause." A WRITE is not performed during this cycle.
 2. For this waveform, ZZ and \overline{OE} are tied LOW.
 3. \overline{CE} represents three signals. When $\overline{CE} = 0$, it represents $\overline{CE} = 0$, $\overline{CE2} = 0$, $CE2 = 1$.
 4. Data coherency is provided for all possible operations. If a READ is initiated, the most current data is used. The most recent data may be from the input data register.




Ordering Information

Part No.	Configure	Cycle Time / Access Time	Package
A67P16181E-6.5	2M X 18	7.5ns / 6.5ns	100L LQFP
A67P16181E-7.5		8.5ns / 7.5ns	
A67P16181-8.5		10ns / 8.5ns	
A67P06361E-6.5	1M X 36	7.5ns / 6.5ns	100L LQFP
A67P06361E-7.5		8.5ns / 7.5ns	
A67P06361E-8.5		10ns / 8.5ns	

Package Information
LQFP 100L Outline Dimensions

unit: inches/mm



Symbol	Dimensions in inches			Dimensions in mm		
	Min.	Nom.	Max.	Min.	Nom.	Max.
A1	0.002	-	-	0.05	-	-
A2	0.053	0.055	0.057	1.35	1.40	1.45
b	0.011	0.013	0.015	0.27	0.32	0.37
c	0.005	-	0.008	0.12	-	0.20
H_E	0.860	0.866	0.872	21.85	22.00	22.15
E	0.783	0.787	0.791	19.90	20.00	20.10
H_D	0.624	0.630	0.636	15.85	16.00	16.15
D	0.547	0.551	0.555	13.90	14.00	14.10
e	0.026 BSC			0.65 BSC		
L	0.018	0.024	0.030	0.45	0.60	0.75
L1	0.039 REF			1.00 REF		
y	-	-	0.004	-	-	0.1
θ	0°	3.5°	7°	0°	3.5°	7°

Notes:

- Dimensions D and E do not include mold protrusion.
- Dimensions b does not include dambar protrusion.
Total in excess of the b dimension at maximum material condition.
Dambar cannot be located on the lower radius of the foot.