



# 10-Bit, Octal-Channel ADC Up to 65MSPS

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

## FEATURES


- Speed and Resolution Grades:
  - 10-bit, 65MSPS
- **Power Dissipation:** 
  - 46mW/Channel at 30MSPS
  - 53mW/Channel at 40MSPS
  - 62mW/Channel at 50MSPS
  - 74mW/Channel at 65MSPS
- 61.7dBFS SNR at 10MHz IF
- Analog Input Full-Scale Range: 2V<sub>PP</sub>
- Low-Frequency Noise Suppression Mode
- 6dB Overload Recovery in One Clock
- **External and Internal (Trimmed) Reference** .
- 3.3V Analog Supply, 1.8V Digital Supply
- **Single-Ended or Differential Clock:** Clock Duty Cycle Correction Circuit (DCC)
- Programmable Digital Gain: 0dB to 12dB
- Serialized DDR LVDS Output
- **Programmable LVDS Current Drive, Internal** Termination
- **Test Patterns for Enabling Output Capture**
- Straight Offset Binary or Two's Complement Output
- **Package Options:** 
  - 9mm × 9mm QFN-64

## **APPLICATIONS**

- Medical Imaging
- Wireless Base-Station Infrastructure
- **Test and Measurement Instrumentation**

## DESCRIPTION

The ADS5287 is a high-performance, low-power, octal channel analog-to-digital converter (ADC). Available in a 9mm  $\times$  9mm QFN package, with serialized low-voltage differential signaling (LVDS) outputs and a wide variety of programmable features, the ADS5287 is highly customizable for a wide range of applications and offers an unprecedented level of system integration. An application note, XAPP774 (available at www.xilinx.com), describes how to interface the serial LVDS outputs of TI's ADCs to Xilinx<sup>®</sup> field-programmable gate arrays (FPGAs). The ADS5287 is specified over the industrial temperature range of -40°C to +85°C.



ÆÀ

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PowerPAD is a trademark of Texas Instruments. Inc. Xilinx is a registered trademark of Xilinx, Inc. All other trademarks are the property of their respective owners.

18a



#### SBAS428C-JANUARY 2008-REVISED MARCH 2008

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

MODEL	RESOLUTION (BITS)	SAMPLE RATE (MSPS)	CHANNELS
ADS5281	12	50	8
ADS5282	12	65	8
ADS5287	10	65	8
ADS5270	12	40	8
ADS5271	12	50	8
ADS5272	12	65	8
ADS5273	12	70	8
ADS5242	12	65	4

#### **RELATED PRODUCTS**

#### ORDERING INFORMATION<sup>(1)(2)</sup>

PRODUCT	PACKAGE-LEAD	PACKAGE DESIGNATOR	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY <sup>(3)</sup>
ADS5287	QFN-64	RGC	–40°C to +85°C	A 7E 297	ADS5287IRGCT	Tape and Reel
AD35207	QFN-04	RGC	-40 C 10 +85 C	AZ5287	ADS5287IRGCR	Tape and Reel

(1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

(2) These devices meet the following planned eco-friendly classification: Green (RoHS and No Sb/Br): Texas Instruments defines Green to mean Pb-free (RoHS compatible) and free of bromine (Br)- and antimony (Sb)-based flame retardants. Refer to the Quality and Lead-Free (Pb-Free) Data web site for more information. These devices have a Cu NiPdAu lead/ball finish.

(3) Refer to the Package Option Addendum at the end of this document for specific transport media and quantity information.

## ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Over operating free-air temperature range, unless otherwise noted.

	ADS5287	UNIT
Supply voltage range, AVDD	-0.3 to +3.9	V
Supply voltage range, LVDD	-0.3 to +2.2	V
Voltage between AVSS and LVSS	-0.3 to +0.3	V
External voltage applied to REF <sub>T</sub> pin	-0.3 to +3	V
External voltage applied to REF <sub>B</sub> pin	-0.3 to +2	V
Voltage applied to analog input pins	-0.3 to minimum [3.6, (AVDD + 0.3)]	V
Voltage applied to digital input pins	-0.3 to minimum [3.9, (AVDD + 0.3)]	V
Peak solder temperature	+260	°C
Junction temperature	+125	°C
Storage temperature range	-65 to +150	۵°

(1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not supported.

2



## **RECOMMENDED OPERATING CONDITIONS**

			ADS5287			
PARAM	ETER	MIN	ТҮР	MAX	UNIT	
SUPPLI	ES, ANALOG INPUTS, AND REFERENCE VOLTAGES					
AVDD	Analog supply voltage	3.0	3.3	3.6	V	
LVDD	Digital supply voltage	1.7	1.8	1.9	V	
	Differential input voltage range		2		V <sub>PP</sub>	
	Input common-mode voltage		$V_{CM} \pm 0.05$		V	
$REF_{T}$	External reference mode		2.5		V	
$REF_B$	External reference mode		0.5		V	
CLOCK	INPUTS					
	ADCLK input sample rate 1/ $t_{C}$	10		50, 65	MSPS	
	Input clock amplitude differential (V <sub>CLKP</sub> -V <sub>CLKN</sub> ) peak-to-peak					
	Sine wave, ac-coupled		3.0		V <sub>PP</sub>	
	LVPECL, ac-coupled		1.6		V <sub>PP</sub>	
	LVDS, ac-coupled		0.7		V <sub>PP</sub>	
	Input clock CMOS, single-ended (V <sub>CLKP</sub> )					
	V <sub>IL</sub>			0.6	V	
	V <sub>IH</sub>	2.2			V	
	Input clock duty cycle		50		%	
DIGITAL	OUTPUTS					
	ADCLK <sub>P</sub> and ADCLK <sub>N</sub> outputs (LVDS)	10	1x (sample rate)	50, 65	MHz	
	$LCLK_P$ and $LCLK_N$ outputs (LVDS)	60	6x (sample rate)	300, 390	MHz	
CLOAD	Maximum external capacitance from each pin to LVSS		5		pF	
R <sub>LOAD</sub>	Differential load resistance between the LVDS output pairs		100		Ω	
TA	Operating free-air temperature	-40		+85	°C	

## INITIALIZATION REGISTERS

If the analog input is ac-coupled, the following registers must be be written to in the order listed below.

	ADDRESS (hex)	DATA (hex)
Initialization Register 1	01	0010
Initialization Register 5	E2	00C0



## **DIGITAL CHARACTERISTICS**

DC specifications refer to the condition where the digital outputs are not switching, but are permanently at a valid logic level '0' or '1'. At  $C_{LOAD} = 5pF^{(1)}$ ,  $I_{OUT} = 3.5mA^{(2)}$ ,  $R_{LOAD} = 100\Omega^{(2)}$ , and no internal termination, unless otherwise noted.

PARAMETER	AL INPUTS       Initial Part of the second sec	UNIT			
DIGITAL INPUTS					
High-level input voltage		1.4			V
Low-level input voltage				0.3	V
High-level input current			33		μΑ
Low-level input current			-33		μΑ
Input capacitance			3		pF
LVDS OUTPUTS					
High-level output voltage			1375		mV
Low-level output voltage			1025		mV
Output differential voltage,  V <sub>OD</sub>			350		mV
V <sub>OS</sub> output offset voltage	Common-mode voltage of $OUT_P$ and $OUT_N$		1200		mV
Output capacitance	Output capacitance inside the device, from either output to ground		2		pF

C<sub>LOAD</sub> is the effective external single-ended load capacitance between each output pin and ground.
 I<sub>OUT</sub> refers to the LVDS buffer current setting; R<sub>LOAD</sub> is the differential load resistance between the LVDS output pair.

4

## **ELECTRICAL CHARACTERISTICS**

Typical values at +25°C. Minimum and maximum values are measured across the specified temperature range of T<sub>MIN</sub> = -40°C to T<sub>MAX</sub> = +85°C, AVDD = 3.3V, LVDD = 1.8V, clock frequency = 10MSPS to 65MSPS, 50% clock duty cycle, -1dBFS differential analog input, internal reference mode,  $I_{SET}$  resistor = 56.2k $\Omega$ , and LVDS buffer current setting = 3.5mA, unless otherwise noted. Typical values at +25°C.

			ADS5287			
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INTERNAL	REFERENCE VOLTAGES					
V <sub>REFB</sub>	Reference bottom			0.5		V
V <sub>REFT</sub>	Reference top			2.5		V
	V <sub>REFT</sub> – V <sub>REFB</sub>		1.95	2.0	2.05	V
V <sub>CM</sub>	Common-mode voltage (internal)		1.425	1.5	1.575	V
	V <sub>CM</sub> output current			±2		mA
EXTERNAL	REFERENCE VOLTAGES					
V <sub>REFB</sub>	Reference bottom		0.4	0.5	0.6	V
V <sub>REFT</sub>	Reference top		2.4	2.5	2.6	V
	V <sub>REFT</sub> – V <sub>REFB</sub>		1.9	2.0	2.1	V
ANALOG IN	IPUT					
	Differential input voltage range			2.0		V <sub>PP</sub>
	Differential input capacitance			3		pF
	Analog input bandwidth			520		MHz
	Analog input common-mode range	DC-coupled input		$V_{CM} \pm 0.05$		V
	Analog input common-mode current	Per input pin per MSPS of sampling speed		2.5		μA/MHz per pin
	Voltage overload recovery time	Recovery from 6dB overload to within 1% accuracy		1		Clock cycle
	Voltage overload recovery repeatability	Standard deviation seen on a periodic first data within full-scale range in a 6dB overloaded sine wave		1		LSB
DC ACCUR	ACY					
	Offset error		-1.25	±0.2	+1.25	%FS
	Offset error temperature coefficient <sup>(1)</sup>			±5		ppm/°C
	Channel gain error	Excludes error in internal reference		-0.8		%FS
	Channel gain error temperature coefficient	Excludes temperature coefficient of internal reference		±10		ppm/°C
	Internal reference error temperature coefficient <sup>(2)</sup>			±15		ppm/°C
DC PSRR	DC power-supply rejection ratio <sup>(3)</sup>			1.5		mV/V
POWER-DO	OWN MODES					
	Power in complete power-down mode			45		mW
	Power in partial power-down mode	Clock at 65MSPS		135		mW
	Power with no clock			88		mW
DYNAMIC F	PERFORMANCE					
	Crosstalk	5MHz full-scale signal applied to seven channels, measurement taken on channel with no input signal		-90		dBc
	Two-tone, third-order intermodulation distortion	$f_1 = 9.5MHz$ at -7dBFs $f_2 = 10.2MHz$ at -7dBFs		-92		dBFS
DC ACCUR	ACY					
	No missing codes			Assured		
DNL	Differential nonlinearity		-0.55	±0.1	+0.55	LSB
INL	Integral nonlinearity		-1	±0.1	+1	LSB

(1) The offset temperature coefficient in ppm/°C is defined as  $(O_1 - O_2) \times 10^6/(T_1 - T_2)/1024$ , where  $O_1$  and  $O_2$  are the offset codes in LSB at the two extreme temperatures,  $T_1$  and  $T_2$ . The internal reference temperature coefficient is defined as  $(REF_1 - REF_2) \times 10^6/(T_1 - T_2)/2$ , where REF<sub>1</sub> and REF<sub>2</sub> are the internal

(2)reference voltages ( $V_{REFT} - V_{REFB}$ ) at the two extreme temperatures,  $T_1$  and  $T_2$ . DC PSRR is defined as the ratio of the change in the ADC output (expressed in mV) to the change in supply voltage (in volts).


(3)

## ELECTRICAL CHARACTERISTICS (continued)

Typical values at +25°C. Minimum and maximum values are measured across the specified temperature range of  $T_{MIN} = -40^{\circ}$ C to  $T_{MAX} = +85^{\circ}$ C, AVDD = 3.3V, LVDD = 1.8V, clock frequency = 10MSPS to 65MSPS, 50% clock duty cycle, -1dBFS differential analog input, internal reference mode,  $I_{SET}$  resistor = 56.2k $\Omega$ , and LVDS buffer current setting = 3.5mA, unless otherwise noted.Typical values at +25°C.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER S	UPPLY—INTERNAL REFERENCE MODE					
IAVDD	Analog supply current			139	165	mA
ILVDD	Digital current	Zero input to all channels		87	97	mA
	Total power			615	719.1	mW
	Incremental power saving	Obtained on powering down one channel at a time		61		mW
POWER S	UPPLY—EXTERNAL REFERENCE MODE					
IAVDD	Analog supply current			132		mA
ILVDD	Digital current	Zero input to all channels		87		mA
	Total power			592		mW
	Incremental power saving	Obtained on powering down one channel at a time		59		mW
EXTERNA	L REFERENCE LOADING					
	Switching current	Current drawn by the eight ADCs from the external reference voltages; sourcing for REF <sub>T</sub> , sinking for REF <sub>B</sub> .		3.5		mA
DYNAMIC	CHARACTERISTICS					
	Courieus free dunamie rende	$f_{IN} = 5MHz$ , single-ended clock	72	85		dBc
IAVDD ILVDD	Spurious-free dynamic range	f <sub>IN</sub> = 30MHz, differential clock		80		dBc
	Magnitude of second harmonic	$f_{IN} = 5MHz$ , single-ended clock	wn one channel wn one channel hannels wn one channel t ADCs from the es; sourcing for REFB. nded clock r2 ntial clock r2 ntial clock r3 ntial clock r4 ntial clock r5 ntial clock	85		dBc
ΠDZ	Magnitude of second harmonic	Zero input to all channels139Zero input to all channels87Obtained on powering down one channel at a time61Image: Second Seco	82		dBc	
	Magnitude of third harmonic	$f_{IN} = 5MHz$ , single-ended clock	72	85		dBc
прэ	Magnitude of third harmonic	f <sub>IN</sub> = 30MHz, differential clock		80		dBc
	Total harmonic distortion	$f_{IN} = 5MHz$ , single-ended clock	70	80		dBc
וחט		f <sub>IN</sub> = 30MHz, differential clock		78		dBc
OND	Signal to poice ratio	$f_{IN} = 5MHz$ , single-ended clock	60.5	61.7		dBc
SINK	Signal-to-noise ratio	f <sub>IN</sub> = 30MHz, differential clock		61.7		dBc
SINAD	Signal-to-noise and distortion	$f_{IN} = 5MHz$ , single-ended clock	60.4	61.6		dBc
SINAD	วายาลา-เป-ทบเรย สาน นารเปที่เปท	f <sub>IN</sub> = 30MHz, differential clock		61.6		dBc

6



# Table 1. PIN DESCRIPTIONS: QFN-64

PIN NAME	DESCRIPTION	PIN NUMBER	# OF PINS
ADCLK <sub>N</sub>	LVDS frame clock (1X)—negative output	24	1
ADCLKP	LVDS frame clock (1X)—positive output	23	1
AVDD	Analog power supply, 3.3V	49, 50, 57, 60	4
AVSS	Analog ground	3, 6, 9, 37, 40, 43, 46	7
CLK <sub>N</sub>	Negative differential clock input Tie $CLK_N$ to 0V for a single-ended clock	59	1
CLK <sub>P</sub>	Positive differential clock input	58	1
CS	Serial enable chip select—active low digital input	61	1
IN1 <sub>N</sub>	Negative differential input signal, channel 1	2	1
IN1 <sub>P</sub>	Positive differential input signal, channel 1	1	1
IN2 <sub>N</sub>	Negative differential input signal, channel 2	5	1
IN2 <sub>P</sub>	Positive differential input signal, channel 2	4	1
IN3 <sub>N</sub>	Negative differential input signal, channel 3	8	1
IN3 <sub>P</sub>	Positive differential input signal, channel 3	7	1
IN4 <sub>N</sub>	Negative differential input signal, channel 4	11	1
IN4 <sub>P</sub>	Positive differential input signal, channel 4	10	1

Copyright © 2008, Texas Instruments Incorporated



PIN NAME	DESCRIPTION	PIN NUMBER	# OF PINS
IN5 <sub>N</sub>	Negative differential input signal, channel 5	39	1
IN5 <sub>P</sub>	Positive differential input signal, channel 5	38	1
IN6 <sub>N</sub>	Negative differential input signal, channel 6	42	1
IN6 <sub>P</sub>	Positive differential input signal, channel 6	41	1
IN7 <sub>N</sub>	Negative differential input signal, channel 7	45	1
IN7 <sub>P</sub>	Positive differential input signal, channel 7	44	1
IN8 <sub>N</sub>	Negative differential input signal, channel 8	48	1
IN8 <sub>P</sub>	Positive differential input signal, channel 8	47	1
INT/EXT	Internal/external reference mode select input	56	1
I <sub>SET</sub>	Bias pin—56.2kΩ to ground	51	1
LCLK <sub>N</sub>	LVDS bit clock (6X)—negative output	26	1
LCLKP	LVDS bit clock (6X)—positive output	25	1
LVDD	Digital and I/O power supply, 1.8V	35	1
LVSS	Digital ground	12, 14, 36	3
OUT1 <sub>N</sub>	LVDS channel 1—negative output	16	1
OUT1 <sub>P</sub>	LVDS channel 1—positive output	15	1
OUT2 <sub>N</sub>	LVDS channel 2—negative output	18	1
OUT2 <sub>P</sub>	LVDS channel 2-positive output	17	1
OUT3 <sub>N</sub>	LVDS channel 3—negative output	20	1
OUT3 <sub>P</sub>	LVDS channel 3—positive output	19	1
OUT4 <sub>N</sub>	LVDS channel 4—negative output	22	1
OUT4 <sub>P</sub>	LVDS channel 4—positive output	21	1
OUT5 <sub>N</sub>	LVDS channel 5—negative output	28	1
OUT5 <sub>P</sub>	LVDS channel 5—positive output	27	1
OUT6 <sub>N</sub>	LVDS channel 6—negative output	30	1
OUT6 <sub>P</sub>	LVDS channel 6—positive output	29	1
OUT7 <sub>N</sub>	LVDS channel 7—negative output	32	1
OUT7 <sub>P</sub>	LVDS channel 7—positive output	31	1
OUT8 <sub>N</sub>	LVDS channel 8—negative output	34	1
OUT8 <sub>P</sub>	LVDS channel 8—positive output	33	1
PD	Power-down input	13	1
REFB	Negative reference input/output	54	1
$REF_{T}$	Positive reference input/output	55	1
RESET	Active low RESET input	64	1
SCLK	Serial clock input	63	1
SDATA	Serial data input	62	1
TP	Test pin, do not use	52	1
V <sub>CM</sub>	Common-mode output pin, 1.5V output	53	1

## Table 1. PIN DESCRIPTIONS: QFN-64 (continued)

8


#### (ADCLK) CLK<sub>P</sub> (AVSS) CLK<sub>N</sub> AVDD (3.3V) LVDD (1.8V) LCLKP 6x ADCLK Clock LCLK<sub>N</sub> Buffer 12x ADCLK PLL ADCLK<sub>P</sub> 1x ADCLK ADCLK<sub>N</sub> IN1<sub>P</sub> OUT1<sub>P</sub> 10-Bit Digital Serializer ADC IN1<sub>N</sub> OUT1<sub>N</sub> OUT2<sub>P</sub> IN2<sub>P</sub> 10-Bit Digital Serializer ADC IN2<sub>N</sub> OUT2<sub>N</sub> OUT3<sub>P</sub> IN3<sub>P</sub> 10-Bit Digital Serializer ADC IN3<sub>N</sub> OUT3<sub>N</sub> IN4<sub>P</sub> OUT4<sub>P</sub> 10-Bit Digital Serializer ADC IN4<sub>N</sub> OUT4<sub>N</sub> IN5<sub>P</sub> OUT5<sub>P</sub> 10-Bit Digital Serializer IN5<sub>N</sub> ADC OUT5<sub>N</sub> IN6<sub>P</sub> OUT6<sub>P</sub> 10-Bit Digital Serializer ADC OUT6<sub>N</sub> IN6<sub>N</sub> IN7<sub>P</sub> OUT7<sub>P</sub> 10-Bit Digital Serializer ADC IN7<sub>N</sub> OUT7<sub>N</sub> IN8<sub>P</sub> OUT8<sub>P</sub> 10-Bit Digital Serializer ADC IN8<sub>N</sub> OUT8<sub>N</sub> Drive Current Patterns Output Format Digital Gain (0dB to 12dB) Test Power-Down ADC Registers Reference Control INT/EXT REF<sub>T</sub> V<sub>CM</sub> SCLK SDATA CS CS RESET Ц

## FUNCTIONAL BLOCK DIAGRAM


9



## LVDS TIMING DIAGRAM



## **DEFINITION OF SETUP AND HOLD TIMES**



 $t_{SU} = min(t_{SU1}, t_{SU2})$ 

 $t_{H}=min(t_{H1},\,t_{H2})$ 

## TIMING CHARACTERISTICS<sup>(1)</sup>

				ADS5287		
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>A</sub>	Aperture delay		1.5		4.5	ns
	Aperture delay variation	Channel-to-channel within the same device $(3\sigma)$		±20		ps
tj	Aperture jitter			400		fs
		Time to valid data after coming out of COMPLETE POWER-DOWN mode		50		μs
t <sub>WAKE</sub>	Wake-up time	Time to valid data after coming out of PARTIAL POWER-DOWN mode (with clock continuing to run during power-down)		2		μs
		Time to valid data after stopping and restarting the input clock		40		μs
	Data latency			12		Clock cycles

(1) Timing parameters are ensured by design and characterization; not production tested.

## LVDS OUTPUT TIMING CHARACTERISTICS<sup>(1)</sup>

Typical values are at +25°C, minimum and maximum values are measured across the specified temperature range of  $T_{MIN} = -40^{\circ}C$  to  $T_{MAX} = +85^{\circ}C$ , sampling frequency = as specified,  $C_{LOAD} = 5pF^{(2)}$ ,  $I_{OUT} = 3.5mA$ ,  $R_{LOAD} = 100\Omega^{(3)}$ , and no internal termination, unless otherwise noted.

							ADS5287					
			40MSPS			50MSPS			65MSPS			
	PARAMETER	TEST CONDITIONS <sup>(4)</sup>	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
t <sub>SU</sub>	Data setup time <sup>(5)</sup>	Data valid <sup>(6)</sup> to zero-crossing of LCLK <sub>P</sub>	0.67			0.47			0.27			ns
t <sub>H</sub>	Data hold time <sup>(5)</sup>	Zero-crossing of LCLK <sub>P</sub> to data becoming invalid <sup>(6)</sup>	0.85			0.65			0.4			ns
t <sub>PROP</sub>	Clock propagation delay	Input clock (ADCLK) rising edge cross-over to output clock (ADCLK <sub>P</sub> ) rising edge cross-over	10	14	16.6	10	12.5	14.1	9.7	11.5	14	ns
	LVDS bit clock duty cycle	Duty cycle of differential clock, (LCLK <sub>P</sub> – LCLK <sub>N</sub> )	45.5	50	53	45	50	53.5	41	50	57	
	Bit clock cycle-to-cycle jitter			250			250			250		ps, pp
	Frame clock cycle-to-cycle jitter			150			150			150		ps, pp
t <sub>RISE</sub> , t <sub>FALL</sub>	Data rise time, data fall time	Rise time is from -100mV to +100mV Fall time is from +100mV to -100mV	0.09	0.2	0.4	0.09	0.2	0.4	0.09	0.2	0.4	ns
t <sub>CLKRISE</sub> , t <sub>CLKFALL</sub>	Output clock rise time, output clock fall time	Rise time is from -100mV to +100mV Fall time is from +100mV to -100mV	0.09	0.2	0.4	0.09	0.2	0.4	0.09	0.2	0.4	ns

(1) Timing parameters are ensured by design and characterization; not production tested.

(2) CLOAD is the effective external single-ended load capacitance between each output pin and ground.

(3) I<sub>OUT</sub> refers to the LVDS buffer current setting; R<sub>LOAD</sub> is the differential load resistance between the LVDS output pair.

(4) Measurements are done with a transmission line of  $100\Omega$  characteristic impedance between the device and the load.

(5) Setup and hold time specifications take into account the effect of jitter on the output data and clock. These specifications also assume that data and clock paths are perfectly matched within the receiver. Any mismatch in these paths within the receiver would appear as reduced timing margin.

(6) Data valid refers to a logic high of +100mV and a logic low of -100mV.

## LVDS OUTPUT TIMING CHARACTERISTICS<sup>(1)</sup>

Typical values are at +25°C, minimum and maximum values are measured across the specified temperature range of  $T_{MIN} = -40^{\circ}$ C to  $T_{MAX} = +85^{\circ}$ C, sampling frequency = as specified,  $C_{LOAD} = 5pF^{(2)}$ ,  $I_{OUT} = 3.5$ mA,  $R_{LOAD} = 100\Omega^{(3)}$ , and no internal termination, unless otherwise noted.

							ADS5287					
				30MSPS			20MSPS			10MSPS		
	PARAMETER	TEST CONDITIONS <sup>(4)</sup>	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
t <sub>SU</sub>	Data setup time <sup>(5)</sup>	Data valid <sup>(6)</sup> to zero-crossing of LCLK <sub>P</sub>	0.8			1.5			3.7			ns
t <sub>H</sub>	Data hold time <sup>(5)</sup>	Zero-crossing of LCLK <sub>P</sub> to data becoming invalid <sup>(6)</sup>	1.2			1.9			3.9			ns
t <sub>PROP</sub>	Clock propagation delay	Input clock (ADCLK) rising edge cross-over to output clock (ADCLK <sub>P</sub> ) rising edge cross-over	9.5	13.5	17.3	9.5	14.5	17.3	10	14.7	17.1	ns
	LVDS bit clock duty cycle	Duty cycle of differential clock, (LCLK <sub>P</sub> – LCLK <sub>N</sub> )	46.5	50	52	48	50	51	49	50	51	
	Bit clock cycle-to-cycle jitter			250			250			750		ps, pp
	Frame clock cycle-to-cycle jitter			150			150			500		ps, pp
t <sub>RISE</sub> , t <sub>FALL</sub>	Data rise time, data fall time	Rise time is from -100mV to +100mV Fall time is from +100mV to -100mV	0.09	0.2	0.4	0.09	0.2	0.4	0.09	0.2	0.4	ns
t <sub>CLKRISE</sub> , t <sub>CLKFALL</sub>	Output clock rise time, output clock fall time	Rise time is from -100mV to +100mV Fall time is from +100mV to -100mV	0.09	0.2	0.4	0.09	0.2	0.4	0.09	0.2	0.4	ns

(1) Timing parameters are ensured by design and characterization; not production tested.

(2) C<sub>LOAD</sub> is the effective external single-ended load capacitance between each output pin and ground.

(3) I<sub>OUT</sub> refers to the LVDS buffer current setting; R<sub>LOAD</sub> is the differential load resistance between the LVDS output pair.


(4) Measurements are done with a transmission line of 100Ω characteristic impedance between the device and the load.

(5) Setup and hold time specifications take into account the effect of jitter on the output data and clock. These specifications also assume that data and clock paths are perfectly matched within the receiver. Any mismatch in these paths within the receiver would appear as reduced timing margin.

(6) Data valid refers to a logic high of +100mV and a logic low of -100mV.



#### RECOMMENDED POWER-UP SEQUENCING AND RESET TIMING<sup>(1)</sup>




 $10\mu s < t_1 < 50m s, \ 10\mu s < t_2 < 50m s, \ -10m s < t_3 < 10m s, \ t_4 > 10m s, \ t_5 > 100n s, \ t_6 > 100n s, \ t_7 > 10m s, \ and \ t_8 > 100\mu s.$ 

(1) The AVDD and LVDD power-on sequence does not matter as long as  $-10ms < t_3 < 10ms$ . Similar considerations apply while shutting down the device.

(2) Write initialization registers listed in the Initialization Registers table.

#### **POWER-DOWN TIMING**



Power-up time shown is based on  $1\mu$ F bypass capacitors on the reference pins.  $t_{WAKE}$  is the time it takes for the device to wake up completely from power-down mode. The ADS5287 has two power-down modes: complete power-down mode and partial power-down mode. The device can be configured in partial power-down mode through a register setting.

 $t_{WAKE}$  < 50µs for complete power-down mode.

 $t_{WAKE}$  < 2µs for partial power-down mode (provided the clock is not shut off during power-down).



## SERIAL INTERFACE

The ADS5287 has a set of internal registers that can be accessed through the serial interface formed by pins  $\overline{CS}$  (chip select, active low), SCLK (serial interface clock), and SDATA (serial interface data). When  $\overline{CS}$  is low, the following actions occur:

- Serial shift of bits into the device is enabled
- SDATA (serial data) is latched at every rising edge of SCLK
- SDATA is loaded into the register at every 24th SCLK rising edge


If the word length exceeds a multiple of 24 bits, the excess bits are ignored. Data can be loaded in multiples of 24-bit words within a single active  $\overline{CS}$  pulse. The first eight bits form the register address and the remaining 16 bits form the register data. The interface can work with SCLK frequencies from 20MHz down to very low speeds (a few hertz) and also with a non-50% SCLK duty cycle.

#### **Register Initialization**

After power-up, the internal registers *must* be initialized to the respective default values. Initialization can be done in one of two ways:

- 1. Through a hardware reset, by applying a low-going pulse on the RESET pin; or
- 2. Through a software reset; using the serial interface, set the RST bit high. Setting this bit initializes the internal registers to the respective default values and then self-resets the RST bit low. In this case, the RESET pin stays high (inactive).

#### SERIAL INTERFACE TIMING



			ADS5287		
PARAMETER	DESCRIPTION	MIN	ТҮР	MAX	UNIT
t <sub>1</sub>	SCLK period	50			ns
t <sub>2</sub>	SCLK high time	20			ns
t <sub>3</sub>	SCLK low time	20			ns
t <sub>4</sub>	Data setup time	5			ns
t <sub>5</sub>	Data hold time	5			ns
t <sub>6</sub>	CS fall to SCLK rise	8			ns
t <sub>7</sub>	Time between last SCLK rising edge to $\overline{CS}$ rising edge	8			ns



## SERIAL REGISTER MAP

# Table 2. SUMMARY OF FUNCTIONS SUPPORTED BY SERIAL INTERFACE<sup>(1)(2)(3)(4)</sup>

ADDRESS IN HEX	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	NAME	DESCRIPTION	DEFAULT
00																Х	RST	Self-clearing software RESET.	Inactive
									х	х	х	х	х	х	х	х	PDN_CH<8:1>	Channel-specific ADC power-down mode.	Inactive
05								х									PDN_PARTIAL	Partial power-down mode (fast recovery from power-down).	Inactive
0F							х										PDN_COMPLETE	Register mode for complete power-down (slower recovery).	Inactive
						х											PDN_PIN_CFG	Configures the PD pin for partial power-down mode.	Complete power-down
														х	х	x	ILVDS_LCLK<2:0>	LVDS current drive programmability for LCLK <sub>N</sub> and LCLK <sub>P</sub> pins.	3.5mA drive
11										x	x	х					ILVDS_FRAME <2:0>	LVDS current drive programmability for ADCLK <sub>N</sub> and ADCLK <sub>P</sub> pins.	3.5mA drive
						x	x	x									ILVDS_DAT<2:0>	LVDS current drive programmability for $OUT_N$ and $OUT_P$ pins.	3.5mA drive
		х															EN_LVDS_TERM	Enables internal termination for LVDS buffers.	Termination disabled
12		1												х	х	х	TERM_LCLK<2:0>	Programmable termination for $LCLK_N$ and $LCLK_P$ buffers.	Termination disabled
12		1								х	х	х					TERM_FRAME <2:0>	Programmable termination for $ADCLK_N$ and $ADCLK_P$ buffers.	Termination disabled
		1				х	х	х									TERM_DAT<2:0>	Programmable termination for $OUT_N$ and $OUT_P$ buffers.	Termination disabled
14									х	х	х	х	х	х	х	х	LFNS_CH<8:1>	Channel-specific, low-frequency noise suppression mode enable.	Inactive
24									x	x	х	х	x	х	х	x	INVERT_CH<8:1>	Swaps the polarity of the analog input pins electrically.	IN <sub>P</sub> is positive input
										х	0	0					EN_RAMP	Enables a repeating full-scale ramp pattern on the outputs.	Inactive
										0	х	0					DUALCUSTOM_ PAT	Enables the mode wherein the output toggles between two defined codes.	Inactive
25										0	0	х					SINGLE_CUSTOM _PAT	Enables the mode wherein the output is a constant specified code.	Inactive
															х	x	BITS_CUSTOM1 <9:8>	2MSBs for a single custom pattern (and for the first code of the dual custom pattern). <9> is the MSB.	Inactive
													х	х			BITS_CUSTOM2 <9:8>	2MSBs for the second code of the dual custom pattern.	Inactive
26	x	х	х	х	х	x	x	x									BITS_CUSTOM1 <7:0>	8 lower bits for the single custom pattern (and for the first code of the dual custom pattern). <0> is the LSB.	Inactive
27	х	х	х	х	х	х	х	х									BITS_CUSTOM2 <7:0>	8 lower bits for the second code of the dual custom pattern.	Inactive
													Х	Х	Х	х	GAIN_CH1<3:0>	Programmable gain channel 1.	0dB gain
2.4									х	х	Х	х					GAIN_CH2<3:0>	Programmable gain channel 2.	0dB gain
2A					Х	Х	Х	Х									GAIN_CH3<3:0>	Programmable gain channel 3.	0dB gain
	Х	Х	Х	Х													GAIN_CH4<3:0>	Programmable gain channel 4.	0dB gain
	Х	Х	Х	Х													GAIN_CH5<3:0>	Programmable gain channel 5.	0dB gain
2B					Х	Х	Х	Х									GAIN_CH6<3:0>	Programmable gain channel 6.	0dB gain
20									Х	Х	Х	Х					GAIN_CH7<3:0>	Programmable gain channel 7.	0dB gain
													Х	Х	Х	Х	GAIN_CH8<3:0>	Programmable gain channel 8.	0dB gain

The unused bits in each register (identified as blank table cells) must be programmed as '0'.
 X = Register bit referenced by the corresponding name and description (default is 0).

(2) (3)

Bits marked as '0' should be forced to 0, and bits marked as '1' should be forced to 1 when the particular register is programmed.

(4) Multiple functions in a register should be programmed in a single write operation.

14 Submit Documentation Feedback TEXAS INSTRUMENTS www.ti.com

#### Table 2. SUMMARY OF FUNCTIONS SUPPORTED BY SERIAL INTERFACE (continued)

ADDRESS IN HEX	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	NAME	DESCRIPTION	DEFAULT
	1															х	DIFF_CLK	Differential clock mode.	Single- ended clock
	1													х			EN_DCC	Enables the duty-cycle correction circuit.	Disabled
42	1												x				EXT_REF_VCM	Drives the external reference mode through the $V_{\text{CM}}$ pin.	$\begin{array}{c} \text{External} \\ \text{reference} \\ \text{drives} \ \text{REF}_{\text{T}} \\ \text{and} \ \text{REF}_{\text{B}} \end{array}$
	1									х	х						PHASE_DDR<1:0>	Controls the phase of LCLK output relative to data.	90 degrees
45															0	Х	PAT_DESKEW	Enables deskew pattern mode.	Inactive
40															Х	0	PAT_SYNC	Enables sync pattern mode.	Inactive
	1						1							х			BTC_MODE	Binary two's complement format for ADC output.	Straight offset binary
	1						1						х				MSB_FIRST	Serialized ADC output comes out MSB-first.	LSB-first output
46	1						1					x					EN_SDR	Enables SDR output mode (LCLK becomes a 12x input clock).	DDR output mode
	1		x				1					1					FALL_SDR	Controls whether the LCLK rising or falling edge comes in the middle of the data window when operating in SDR output mode.	Rising edge of LCLK in middle of data window

## SUMMARY OF FEATURES

FEATURES	DEFAULT	SELECTION	POWER IMPACT (relative to default) AT $f_s = 65MSPS$
ANALOG FEATURES			
Internal or external reference (driven on the $REF_T$ and $REF_B$ pins)	N/A	Pin	Internal reference mode takes approximately 23mW more power on AVDD
External reference driven on the $V_{\rm CM}{\rm pin}$	Off	Register 42	Approximately 9mW less power on AVDD
Duty cycle correction circuit	Off	Register 42	Approximately 7mW more power on AVDD
Low-frequency noise suppression	Off	Register 14	With zero input to the ADC, low-frequency noise suppression causes digital switching at fs/2, thereby increasing LVDD power by approximately 7mW/channel
Single-ended or differential clock	Single-ended	Register 42	Differential clock mode takes approximately 7mW more power on AVDD
Power-down mode	Off	Pin and register 0F	Refer to the Power-Down Modes section in the Electrical Characteristics table
DIGITAL FEATURES			
Programmable digital gain (0dB to 12dB)	0dB	Registers 2A and 2B	No difference
Straight offset or BTC output	Straight offset	Register 46	No difference
Swap polarity of analog input pins	Off	Register 24	No difference
LVDS OUTPUT PHYSICAL LAYER			
LVDS internal termination	Off	Register 12	Approximately 7mW more power on AVDD
LVDS current programmability	3.5mA	Register 11	As per LVDS clock and data buffer current setting
LVDS OUTPUT TIMING			
LSB- or MSB-first output	LSB-first	Register 46	No difference
DDR or SDR output	DDR	Register 46	SDR mode takes approximately 2mW more power on LVDD (at $f_S = 30MSPS$ )
LCLK phase relative to data output	Refer to Figure 1	Register 42	No difference



## **DESCRIPTION OF SERIAL REGISTERS**

#### SOFTWARE RESET

ADDRESS IN HEX	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	NAME
00																х	RST

Software reset is applied when the RST bit is set to '1'; setting this bit resets all internal registers and self-clears to '0'.

#### **POWER-DOWN MODES**

ADDRESS IN HEX	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	NAME
									х	х	х	Х	Х	х	х	Х	PDN_CH<8:1>
0F								х									PDN_PARTIAL
UF						0	Х										PDN_COMPLETE
						Х	0										PDN_PIN_CFG

Each of the eight channels can be individually powered down. PDN\_CH<N> controls the power-down mode for the ADC channel <N>.

In addition to channel-specific power-down, the ADS5287 also has two global power-down modes—partial power-down mode and complete power-down mode. Partial power-down mode partially powers down the chip; recovery from this mode is much quicker, provided that the clock has been running for at least 50µs before exiting this mode. Complete power-down mode, on the other hand, completely powers down the chip, and involves a much longer recovery time.

In addition to programming the device for either of these two power-down modes (through either the PDN\_PARTIAL or PDN\_COMPLETE bits, respectively), the PD pin itself can be configured as either a partial power-down pin or a complete power-down pin control. For example, if PDN\_PIN\_CFG = 0 (default), when the PD pin is high, the device enters complete power-down mode. However, if PDN\_PIN\_CFG = 1, when the PD pin is high, the device enters partial power-down mode.

#### LVDS DRIVE PROGRAMMABILITY

ADDRESS IN HEX	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	NAME
														Х	х	х	ILVDS_LCLK<2:0>
11										Х	Х	Х					ILVDS_FRAME<2:0>
						Х	Х	Х									ILVDS_DAT<2:0>

The LVDS drive strength of the bit clock (LCLK<sub>P</sub> or LCLK<sub>N</sub>) and the frame clock (ADCLK<sub>P</sub> or ADCLK<sub>N</sub>) can be individually programmed. The LVDS drive strengths of all the data outputs  $OUT_P$  and  $OUT_N$  can also be programmed to the same value.

All three drive strengths (bit clock, frame clock, and data) are programmed using sets of three bits. Table 3 shows an example of how the drive strength of the bit clock is programmed (the method is similar for the frame clock and data drive strengths).

ILVDS_LCLK<2>	ILVDS_LCLK<1>	ILVDS_LCLK<0>	LVDS DRIVE STRENGTH FOR LCLK <sub>P</sub> AND LCLK <sub>N</sub>
0	0	0	3.5mA (default)
0	0	1	2.5mA
0	1	0	1.5mA
0	1	1	0.5mA
1	0	0	7.5mA
1	0	1	6.5mA
1	1	0	5.5mA
1	1	1	4.5mA

#### Table 3. Bit Clock Drive Strength<sup>(1)</sup>

(1) Current settings lower than 1.5mA are not recommended.

#### LVDS INTERNAL TERMINATION PROGRAMMABILITY

ADDRESS IN HEX	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	NAME
		х															EN_LVDS_TERM
10		1												Х	Х	Х	TERM_LCLK<2:0>
12		1								Х	Х	Х					TERM_FRAME<2:0>
		1				Х	Х	Х									TERM_DAT<2:0>

The LVDS buffers have high-impedance current sources driving the outputs. When driving traces whose characteristic impedance is not perfectly matched with the termination impedance on the receiver side, there may be reflections back to the LVDS output pins of the ADS5287 that cause degraded signal integrity. By enabling an internal termination (between the positive and negative outputs) for the LVDS buffers, the signal integrity can be significantly improved in such scenarios. To set the internal termination mode, the EN\_LVDS\_TERM bit should be set to '1'. Once this bit is set, the internal termination values for the bit clock, frame clock, and data buffers can be independently programmed using sets of three bits. Table 4 shows an example of how the internal termination of the LVDS buffer driving the bit clock is programmed (the method is similar for the frame clock and data buffers). These termination values are only typical values and can vary by up to  $\pm 20\%$  across temperature and from device to device.

#### Table 4. Bit Clock Drive Strengths

TERM_LCLK<2>	TERM_LCLK<1>	TERM_LCLK<0>	INTERNAL TERMINATION BETWEEN LCLK <sub>P</sub> AND LCLK <sub>N</sub> IN $\Omega$
0	0	0	None
0	0	1	260
0	1	0	150
0	1	1	94
1	0	0	125
1	0	1	80
1	1	0	66
1	1	1	55



#### LOW-FREQUENCY NOISE SUPPRESSION MODE

ADDRESS IN HEX	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	NAME
14									х	Х	х	х	х	Х	х	Х	LFNS_CH<8:1>

The low-frequency noise suppression mode is specifically useful in applications where good noise performance is desired in the frequency band of 0MHz to 1MHz (around dc). Setting this mode shifts the low-frequency noise of the ADS5287 to approximately  $f_S/2$ , thereby moving the noise floor around dc to a much lower value. LFNS\_CH<8:1> enables this mode individually for each channel.

#### ANALOG INPUT INVERT

ADDRESS IN HEX	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	NAME
24									Х	Х	Х	Х	Х	Х	Х	Х	INVERT_CH<8:1>

Normally, the  $IN_P$  pin represents the positive analog input pin, and  $IN_N$  represents the complementary negative input. Setting the bits marked INVERT\_CH<8:1> (individual control for each channel) causes the inputs to be swapped.  $IN_N$  now represents the positive input, and  $IN_P$  the negative input.

#### LVDS TEST PATTERNS

ADDRESS IN HEX	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	NAME
										Х	0	0					EN_RAMP
										0	Х	0					DUALCUSTOM_PAT
25										0	0	Х					SINGLE_CUSTOM_PAT
															Х	Х	BITS_CUSTOM1<9:8>
													Х	х			BITS_CUSTOM2<9:8>
26	х	Х	Х	Х	Х	Х	Х	Х									BITS_CUSTOM1<7:0>
27	х	Х	Х	Х	Х	Х	Х	Х									BITS_CUSTOM2<7:0>
45															0	Х	PAT_DESKEW
40															Х	0	PAT_SYNC

The ADS5287 can output a variety of test patterns on the LVDS outputs. These test patterns replace the normal ADC data output. Setting EN\_RAMP to '1' causes all the channels to output a repeating full-scale ramp pattern. The ramp increments from zero code to full-scale code in steps of 1LSB every clock cycle. After hitting the full-scale code, it returns back to zero code and ramps again.

The device can also be programmed to output a constant code by setting SINGLE\_CUSTOM\_PAT to '1', and programming the desired code in BITS\_CUSTOM1<9:0>. In this mode, BITS\_CUSTOM1<9:0> take the place of the 10-bit ADC data at the output, and are controlled by LSB-first and MSB-first modes in the same way as normal ADC data are.

The device may also be made to toggle between two consecutive codes by programming DUAL\_CUSTOM\_PAT to '1'. The two codes are represented by the contents of BITS\_CUSTOM1<9:0> and BITS\_CUSTOM2<9:0>.

In addition to custom patterns, the device may also be made to output two preset patterns:

- 1. **Deskew patten:** Set using PAT\_DESKEW, this mode causes the 12 serial bits to come out as 010101010101 (the rightmost bit representing the first bit in the LSB-first mode)
- 2. **Sync pattern:** Set using PAT\_SYNC, this mode causes the 12 serial bits to come out as 111111000000 (the rightmost bit representing the first bit in the LSB-first mode)

Note that only one of the above patterns should be active at any given instant.



### **PROGRAMMABLE GAIN**

ADDRESS IN HEX	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	NAME
													Х	Х	Х	Х	GAIN_CH1<3:0>
2A									Х	Х	Х	Х					GAIN_CH2<3:0>
ZA					Х	х	Х	Х									GAIN_CH3<3:0>
	х	Х	Х	Х													GAIN_CH4<3:0>
	х	Х	Х	Х													GAIN_CH5<3:0>
2B					Х	х	Х	х									GAIN_CH6<3:0>
20									Х	Х	Х	х					GAIN_CH7<3:0>
													Х	Х	Х	Х	GAIN_CH8<3:0>

In applications where the full-scale swing of the analog input signal is much less than the  $2V_{PP}$  range supported by the ADS5287, a programmable gain can be set to achieve the full-scale output code even with a lower analog input swing. The programmable gain not only fills the output code range of the ADC, but also enhances the SNR of the device by utilizing quantization information from some extra internal bits. The programmable gain for each channel can be individually set using a set of four bits, indicated as GAIN\_CHN<3:0> for Channel N. The gain setting is coded in binary from 0dB to 12dB, as shown in Table 5.

GAIN_CH1<3>	GAIN_CH1<2>	GAIN_CH1<1>	GAIN_CH1<0>	CHANNEL 1 GAIN SETTING
0	0	0	0	0dB
0	0	0	1	1dB
0	0	1	0	2dB
0	0	1	1	3dB
0	1	0	0	4dB
0	1	0	1	5dB
0	1	1	0	6dB
0	1	1	1	7dB
1	0	0	0	8dB
1	0	0	1	9dB
1	0	1	0	10dB
1	0	1	1	11dB
1	1	0	0	12dB
1	1	0	1	Do not use
1	1	1	0	Do not use
1	1	1	1	Do not use

Table 5. Gain Setting for Channel 1



## CLOCK, REFERENCE, AND DATA OUTPUT MODES

ADDRESS IN HEX	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	NAME
	1															Х	DIFF_CLK
42	1													Х			EN_DCC
42	1												Х				EXT_REF_VCM
	1									Х	Х						PHASE_DDR<1:0>
	1						1							Х			BTC_MODE
40	1						1						Х				MSB_FIRST
46	1						1					х					EN_SDR
	1		Х				1					1					FALL_SDR

#### INPUT CLOCK

The ADS5287 is configured by default to operate with a single-ended input clock— $CLK_P$  is driven by a CMOS clock and  $CLK_N$  is tied to '0'. However, by programming DIFF\_CLK to '1', the device can be made to work with a differential input clock on  $CLK_P$  and  $CLK_N$ . Operating with a low-jitter differential clock usually gives better SNR performance, especially at input frequencies greater than 30MHz.

In cases where the duty cycle of the input clock falls outside the 45% to 55% range, it is recommended to enable an internal duty cycle correction circuit. This enabling is done by setting the EN\_DCC bit to '1'.

#### EXTERNAL REFERENCE

The ADS5287 can be made to operate in external reference mode by pulling the INT/EXT pin to '0'. In this mode, the REF<sub>T</sub> and REF<sub>B</sub> pins should be driven with voltage levels of 2.5V and 0.5V, respectively, and must have enough drive strength to drive the switched capacitance loading of the reference voltages by each ADC. The advantage of using the external reference mode is that multiple ADS5287 units can be made to operate with the same external reference, thereby improving parameters such as gain matching across devices. However, in applications that do not have an available high drive, differential external reference, the ADS5287 can still be driven with a single external reference voltage on the V<sub>CM</sub> pin. When EXT\_REF\_VCM is set as '1' (and the INT/EXT pin is set to '0'), the V<sub>CM</sub> pin is configured as an input pin, and the voltages on REF<sub>T</sub> and REF<sub>B</sub> are generated as shown in Equation 1 and Equation 2.

$$VREF_{T} = 1.5V + \frac{V_{CM}}{1.5V}$$

$$VREF_{B} = 1.5V - \frac{V_{CM}}{1.5V}$$


$$(1)$$

$$(2)$$




## BIT CLOCK PROGRAMMABILITY

The output interface of the ADS5287 is normally a DDR interface, with the LCLK rising edge and falling edge transitions in the middle of alternate data windows. Figure 1 shows this default phase.






The phase of LCLK can be programmed relative to the output frame clock and data using bits PHASE\_DDR<1:0>. The LCLK phase modes are shown in Figure 2.







In addition to programming the phase of LCLK in the DDR mode, the device can also be made to operate in SDR mode by setting the EN\_SDR bit to '1'. In this mode, the bit clock (LCLK) is output at 12x times the input clock, or twice the rate as in DDR mode. Depending on the state of FALL\_SDR, LCLK may be output in either of the two manners shown in Figure 3. As shown in Figure 3, only the LCLK rising (or falling) edge is used to capture the output data in SDR mode.



EN\_SDR = '1', FALL\_SDR = '1'




Figure 3. SDR Interface Modes


The SDR mode does not work well beyond 40MSPS because the LCLK frequency becomes very high.

#### DATA OUTPUT FORMAT MODES


The ADC output, by default, is in straight offset binary mode. Programming the BTC\_MODE bit to '1' inverts the MSB, and the output becomes binary two's complement mode.

Also by default, the first two bits of the frame (following the rising edge of ADCLK<sub>P</sub>) are zeroes, followed by the LSB of the ADC output. Programming the MSB\_FIRST mode inverts the bit order in the word. Thus, in the MSB\_FIRST mode, the MSB is output as the first bit following the ADCLK<sub>P</sub> rising edge. The two zeroes come after the LSB at the end of the word.


## **TYPICAL CHARACTERISTICS**




## **TYPICAL CHARACTERISTICS (continued)**



## **TYPICAL CHARACTERISTICS (continued)**



## **TYPICAL CHARACTERISTICS (continued)**





## **TYPICAL CHARACTERISTICS (continued)**




Figure 30. Overload Recovery



## **APPLICATION INFORMATION**

#### THEORY OF OPERATION

The ADS5287 is an 8-channel, high-speed, CMOS ADC. Two zeroes are appended on the LSB side to the 10 bits given out by each channel. The resulting 12 bits are serialized and sent out on a single pair of pins in LVDS format. All eight channels of the ADS5287 operate from a single clock (ADCLK). The sampling clocks for each of the eight channels are generated from the input clock using a carefully matched clock buffer tree. The 12x clock required for the serializer is generated internally from ADCLK using a phase-locked loop (PLL). A 6x and a 1x clock are also output in LVDS format, along with the data, to enable easy data capture. The ADS5287 operates from internally-generated reference voltages that are trimmed to achieve a high level of accuracy. Trimmed references improve the gain matching across devices, and provide the option to operate the devices without having to externally drive and route reference lines. The nominal values of  $REF_T$  and REF<sub>B</sub> are 2.5V and 0.5V, respectively. The references are internally scaled down differentially by a factor of 2. This scaling results in a differential input of -1V to correspond to the zero code of the ADC, and a differential input of +1V to correspond to the full-scale code (1023 LSB).  $V_{\text{CM}}$  (the common-mode voltage of  $REF_T$  and  $REF_B$ ) is also made available externally through a pin, and is nominally 1.5V.

The ADC employs a pipelined converter architecture that consists of a combination of multi-bit and single-bit internal stages. Each stage feeds its data into the digital error correction logic, ensuring excellent differential linearity and no missing codes at the 10-bit level. The ADC output goes to a serializer that operates from a 12x clock generated by the PLL. The 12 data bits from each channel are serialized and sent LSB first. In addition to serializing the data, the serializer also generates a 1x clock and a 6x clock. These clocks are generated in the same way the serialized data are generated, so these clocks maintain perfect synchronization with the data. The data and clock outputs of the serializer are buffered externally using LVDS buffers. Using LVDS buffers to transmit data externally has multiple advantages, such as a reduced number of output pins (saving routing space on the board), reduced power consumption, and reduced effects of digital noise coupling to the analog circuit inside the ADS5287.

The ADS5287 operates from two sets of supplies and grounds. The analog supply and ground set is identified as AVDD and AVSS, while the digital set is identified by LVDD and LVSS.

## ANALOG INPUT

The analog input consists of a switched-capacitor based, differential sample-and-hold architecture. This differential topology results in very good ac performance, even for high input frequencies at high sampling rates. The IN<sub>N</sub> and IN<sub>P</sub> pins must be externally biased around a common-mode voltage of 1.5V, available on V<sub>CM</sub>. For a full-scale differential input, each input pin (IN<sub>N</sub> and IN<sub>P</sub>) must swing symmetrically between V<sub>CM</sub> + 0.5V and V<sub>CM</sub> – 0.5V, resulting in a 2V<sub>PP</sub> differential input swing. The maximum input peak-to-peak differential swing is determined to be the difference between the internal reference voltages REF<sub>T</sub> (2.5V nominal) and REF<sub>B</sub> (0.5V nominal). Figure 31 illustrates the model of the input driving circuit.






Figure 31. Analog Input Circuit Model

(3)

#### Input Common-Mode Current


The input stage of all eight ADCs together sinks a common-mode current on the order of 2mA at 50MSPS. Equation 3 describes the dependency of the common-mode current and the sampling frequency.

 $(2mA) \times f_s$ 

If the driving stage is dc-coupled to the inputs, then Equation 3 can be used to determine its common-mode drive capability and impedance. The inputs can also be ac-coupled to the  $IN_N$  and  $IN_P$  pins. In that case, the input common-mode is set by two internal  $1.2k\Omega$  resistors connecting the input pins to  $V_{CM}$ . This architecture is shown in Figure 32.

When the inputs are ac-coupled, there is a drop in the voltages at  $IN_P$  and  $IN_N$  relative to  $V_{CM}$ . This can be computed from Equation 3. At 50MSPS, for example, the drop at each of the 16 input pins is 150mV, which is not optimal for ADC operation. *Initialization Registers 1 and 5*, described in the Initialization Register table, can be used to partially reduce the effect of this input common-mode drop

during ac-coupling by increasing  $V_{CM}$  by roughly 75mV. When operating above 50MSPS, it is recommended that additional parallel resistors be added externally to restore the input common-mode to at least 1.4V, if the inputs are to be ac-coupled.



Dashed area denotes one of eight channels.

#### Figure 32. Common-Mode Biasing of Input Pins



#### **Driving Circuit**

For optimum performance, the analog inputs must be driven differentially. This approach improves the common-mode noise immunity and even-order harmonic rejection. Input configurations using RF transformers suitable for low and high input frequencies are shown in Figure 33 and Figure 34, respectively. The single-ended signal is fed to the primary winding of the RF transformer. The transformer is terminated by  $50\Omega$  resistor on the secondary side. Placing the termination on the secondary side helps to shield the kicks caused by the input sampling capacitors from the RF transformer leakage inductances. The termination is accomplished by two  $25\Omega$  resistors, connected in series, with the center point connected to the 1.5V common-mode. The  $4.7\Omega$  resistor in series with each input pin is required to damp the ringing caused by the device package parasitics.

At high input frequencies, the mismatch in the transformer parasitic capacitance (between the windings) results in degraded even-order harmonic performance. Connecting two identical RF transformers back-to-back helps to minimize this mismatch, and good performance is obtained for input signals. high-frequency An additional termination resistor pair is required between the two transformers, as shown in Figure 34. The center point of this termination is connected to ground to improve the balance between the positive and negative sides. The values of the terminations between the transformers and on the secondary side must be chosen to achieve an overall  $50\Omega$  (in the case of  $50\Omega$ source impedance).




Figure 33. Drive Circuit at Low Input Frequencies





Figure 34. Drive Circuit at High Input Frequencies



## **CLOCK INPUT**

The eight channels on the device operate from a single ADCLK input. To ensure that the aperture delay and jitter are the same for all channels, a clock tree network is used to generate individual sampling clocks to each channel. The clock paths for all the channels are matched from the source point to the sampling circuit. This architecture ensures that the performance and timing for all channels are identical. The use of the clock tree for matching introduces an aperture delay that is defined as the delay between the rising edge of ADCLK and the actual instant of sampling. The aperture delays for all the channels are matched to the best possible extent. A mismatch of  $\pm 20$  ps ( $\pm 3\sigma$ ) could exist between the aperture instants of the eight ADCs within the same chip. However, the aperture delays of ADCs across two different chips can be several hundred picoseconds apart.

The ADS5287 can be made to operate either in CMOS single-ended clock mode (default is DIFF\_CLK = 0) or differential clock mode (SINE, LVPECL, or LVDS). When operating in the single-ended clock mode, CLK<sub>N</sub> must be forced to  $OV_{DC}$ , and the single-ended CMOS applied on the CLK<sub>P</sub> pin. This operation is shown in Figure 35.



#### Figure 35. Single-Ended Clock Driving Circuit (DIFF\_CLK = 0)

When configured to operate in the differential clock mode (register bit DIFF\_CLK = 1) the ADS5287 clock inputs can be driven differentially (SINE, LVPECL, or LVDS) with little or no difference in performance between them, or with a single-ended (LVCMOS). The common-mode voltage of the clock inputs is set to  $V_{CM}$  using internal  $5\bar{k}\Omega$  resistors, as shown in Figure 36. This method allows using transformer-coupled drive circuits for a sine wave clock or ac-coupling for LVPECL and LVDS clock sources, as shown in Figure 37. When operating in the differential clock mode, the single-ended CMOS clock can be ac-coupled to the CLK<sub>P</sub> input, with CLK<sub>N</sub> (pin 11) connected to ground with a  $0.1\mu$ F capacitor, as shown in Figure 38.




Figure 36. Internal Clock Buffer




Figure 37. Differential Clock Driving Circuit (DIFF\_CLK = 1)





Figure 38. Single-Ended Clock Driving Circuit When DIFF\_CLK = 1

For best performance, the clock inputs must be driven differentially in order to reduce susceptibility to common-mode noise. For high input frequency sampling, it is recommended to use a clock source with very low jitter. Bandpass filtering of the clock source can help reduce the effect of jitter. If the duty cycle deviates from 50% by more than 2% or 3%, it is recommended to enable the DCC through register bit EN\_DCC.



## **INPUT OVER-VOLTAGE RECOVERY**


differential peak-to-peak full-scale The range supported by the ADS5287 is nominally 2.0V. The ADS5287 is specially designed to handle an over-voltage condition where the differential peak-to-peak voltage can be up to twice the ADC full-scale range. If the input common-mode is not considerably off from  $V_{CM}$  during overload (less than 300mV around the nominal value of 1.5V), recovery from an over-voltage pulse input of twice the amplitude of a full-scale pulse is expected to be within one clock cycle when the input switches from overload to zero signal.

## **REFERENCE CIRCUIT**

The digital beam-forming algorithm in an ultrasound system relies on gain matching across all receiver channels. A typical system would have about 12 octal ADCs on the board. In such a case, it is critical to ensure that the gain is matched, essentially requiring the reference voltages seen by all the ADCs to be the same. Matching references within the eight channels of a chip is done by using a single internal reference voltage buffer. Trimming the reference voltages on each chip during production ensures that the reference voltages are well-matched across different chips.

All bias currents required for the internal operation of the device are set using an external resistor to ground at the I<sub>SET</sub> pin. Using a 56.2k $\Omega$  resistor on I<sub>SET</sub> generates an internal reference current of 20 $\mu$ A. This current is mirrored internally to generate the bias current for the internal blocks. Using a larger external resistor at I<sub>SET</sub> reduces the reference bias current and thereby scales down the device operating power. However, it is recommended that the external resistor be within 10% of the specified value of 56.2k $\Omega$  so that the internal bias margins for the various blocks are proper.

Buffering the internal bandgap voltage also generates the common-mode voltage  $V_{CM}$ , which is set to the midlevel of REF<sub>T</sub> and REF<sub>B</sub>, and is accessible on pin 53. It is meant as a reference voltage to derive the input common-mode if the input is directly coupled. It can also be used to derive the reference common-mode voltage in the external reference mode. The suggested decoupling for the reference pins is shown in Figure 39.



# Figure 39. Suggested Decoupling on the Reference Pins

The device also supports the use of external reference voltages. There are two methods to force the references externally. The first method involves pulling INT/EXT low and forcing externally REF<sub>T</sub> and REF<sub>B</sub> to 2.5V and 0.5V nominally, respectively. In this mode, the internal reference buffer goes to a 3-state output. The external reference driving circuit should be designed to provide the required switching current for the eight ADCs inside the chip. It should be noted that in this mode, V<sub>CM</sub> and I<sub>SET</sub> continue to be generated from the internal bandgap voltage, as in the internal reference mode. It is therefore important to ensure that the common-mode voltage of the externally-forced reference voltages matches to within 50mV of V<sub>CM</sub>.

The second method of forcing the reference voltages externally can be accessed by pulling INT/EXT low, and programming the serial interface to drive the external reference mode through the V<sub>CM</sub> pin (register bit called EXT\_REF\_VCM). In this mode, V<sub>CM</sub> becomes configured as an input pin that can be driven from external circuitry. The internal reference buffers driving REF<sub>T</sub> and REF<sub>B</sub> are active in this mode. Forcing 1.5V on the V<sub>CM</sub> pin in the mode results in REF<sub>T</sub> and REF<sub>B</sub> coming to 2.5V and 0.5V, respectively. In general, the voltages on REF<sub>T</sub> and REF<sub>B</sub> in this mode are given by Equation 4 and Equation 5, respectively:

$$VREF_{T} = 1.5V + \frac{V_{CM}}{1.5V}$$
(4)  
$$VREF_{B} = 1.5V - \frac{V_{CM}}{1.5V}$$
(5)

 Table 6 describes the state of the reference voltage

 internal buffers during various combinations of the

 PD, INT/EXT, and EXT\_REF\_VCM register bits.



www.ti.com

REGISTER BIT		INTERNAL BUFFER STATE									
PD	0	0	1	1	0	0	1	1			
INT/EXT	0	1	0	1	0	1	0	1			
EXT_REF_VCM	0	0	0	0	1	1	1	1			
REF <sub>T</sub> buffer	3-state	2.5V	3-state	2.5V <sup>(1)</sup>	1.5V + V <sub>CM</sub> /1.5V	Do not use	2.5V <sup>(1)</sup>	Do not use			
REF <sub>B</sub> buffer	3-state	0.5V	3-state	0.5V <sup>(1)</sup>	1.5V – V <sub>CM</sub> /1.5V	Do not use	0.5V <sup>(1)</sup>	Do not use			
V <sub>CM</sub> pin	1.5V	1.5V	1.5V	1.5V	Force	Do not use	Force	Do not use			

Table 6. State of Reference Voltages for Various Combinations of PD, INT/EXT, and EXT\_REF\_VCM

(1) Weakly forced with reduced strength.

## NOISE COUPLING ISSUES

High-speed mixed signals are sensitive to various types of noise coupling. One primary source of noise is the switching noise from the serializer and the output buffers. Maximum care is taken to isolate these noise sources from the sensitive analog blocks. As a starting point, the analog and digital domains of the device are clearly demarcated. AVDD and AVSS are used to denote the supplies for the analog sections, while LVDD and LVSS are used to denote the digital supplies. Care is taken to ensure that there is minimal interaction between the supply sets within the device. The extent of noise coupled and transmitted from the digital to the analog sections depends on:

- 1. The effective inductances of each of the supply and ground sets.
- 2. The isolation between the digital and analog supply and ground sets.

Smaller effective inductance of the supply and ground pins leads to better noise suppression. For this reason, multiple pins are used to drive each supply and ground. It is also critical to ensure that the impedances of the supply and ground lines on the board are kept to the minimum possible values. Use of ground planes in the printed circuit board (PCB) as well as large decoupling capacitors between the supply and ground lines are necessary to obtain the best possible SNR performance from the device.


It is recommended that the isolation be maintained on the board by using separate supplies to drive AVDD and LVDD, as well as separate ground planes for AVSS and LVSS. The use of LVDS buffers reduces the injected noise considerably, compared to CMOS buffers. The current in the LVDS buffer is independent of the direction of switching. Also, the low output swing as well as the differential nature of the LVDS buffer results in low-noise coupling.



## **Revision History**

Cł	nanges from Revision B (March 2008) to Revision C	Page
•	Changed Initialization Registers section to include Initialization Register 1	3
•	In the Input Common-Mode Current section, changed Initialization Register 5 to Initialization Registers 1 and 5 to reflect change in Initialization Registers table.	29

## **MECHANICAL DATA**



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5-1994.

- B. This drawing is subject to change without notice.
- C. Quad Flatpack, No-leads (QFN) package configuration .
- The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.



## PACKAGING INFORMATION

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
ADS5287IRGCR	ACTIVE	VQFN	RGC	64	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ADS5287IRGCRG4	ACTIVE	VQFN	RGC	64	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ADS5287IRGCT	ACTIVE	VQFN	RGC	64	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ADS5287IRGCTG4	ACTIVE	VQFN	RGC	64	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

## TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions	s are nominal												
Dev	vice	-	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ADS528	7IRGCR	VQFN	RGC	64	2000	330.0	16.4	9.3	9.3	1.5	12.0	16.0	Q2
ADS528	7IRGCT	VQFN	RGC	64	250	330.0	16.4	9.3	9.3	1.5	12.0	16.0	Q2

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

18-May-2009



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ADS5287IRGCR	VQFN	RGC	64	2000	333.2	345.9	28.6
ADS5287IRGCT	VQFN	RGC	64	250	333.2	345.9	28.6

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DLP® Products	www.dlp.com	Broadband	www.ti.com/broadband
DSP	dsp.ti.com	Digital Control	www.ti.com/digitalcontrol
Clocks and Timers	www.ti.com/clocks	Medical	www.ti.com/medical
Interface	interface.ti.com	Military	www.ti.com/military
Logic	logic.ti.com	Optical Networking	www.ti.com/opticalnetwork
Power Mgmt	power.ti.com	Security	www.ti.com/security
Microcontrollers	microcontroller.ti.com	Telephony	www.ti.com/telephony
RFID	www.ti-rfid.com	Video & Imaging	www.ti.com/video
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2009, Texas Instruments Incorporated