

2-Mbit (128K x 16) Static RAM

Features

- Very high speed: 45 ns
- Temperature ranges
 - Industrial: -40°C to +85°C
 - Automotive: -40°C to +125°C
- Wide voltage range: 2.20V–3.60V
- Pin compatible with CY62136V, CY62136CV30/CV33, CY62136EV30
- Ultra low standby power
 - Typical standby current: 1µA
 - Maximum standby current: 5 µA (Industrial)
- Ultra low active power
 - Typical active current: 1.6 mA @ f = 1 MHz (45 ns speed)
- Easy memory expansion with \overline{CE} , and \overline{OE} features
- Automatic power down when deselected
- CMOS for optimum speed and power
- Available in Pb free 48-ball VFBGA and 44-pin TSOP II packages

Functional Description ^[1]

The CY62136FV30 is a high performance CMOS static RAM organized as 128K words by 16 bits. This device features advanced circuit design to provide ultra low active current. This is ideal for providing More Battery Life™ (MoBL®) in

portable applications such as cellular telephones. The device also has an automatic power down feature that significantly reduces power consumption by 90% when addresses are not toggling. The device can also be put into standby mode reducing power consumption by more than 99% when deselected (\overline{CE} HIGH). The input and output pins (IO_0 through IO_{15}) are placed in a high impedance state when:

- Deselected (\overline{CE} HIGH)
- Outputs are disabled (\overline{OE} HIGH)
- Both Byte High Enable and Byte Low Enable are disabled (BHE, BLE HIGH)
- Write operation is active (\overline{CE} LOW and \overline{WE} LOW)

Write to the device by taking Chip Enable (\overline{CE}) and Write Enable (\overline{WE}) inputs LOW. If Byte Low Enable (BLE) is LOW, then data from IO pins (IO_0 through IO_7), is written into the location specified on the address pins (A_0 through A_{16}). If Byte High Enable (BHE) is LOW, then data from IO pins (IO_8 through IO_{15}) is written into the location specified on the address pins (A_0 through A_{16}).

Read from the device by taking Chip Enable (\overline{CE}) and Output Enable (\overline{OE}) LOW while forcing the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the address pins appears on IO_0 to IO_7 . If Byte High Enable (BHE) is LOW, then data from memory appears on IO_8 to IO_{15} . See the “Truth Table” on page 9 for a complete description of read and write modes.


Product Portfolio

Product	Range	V _{CC} Range (V)			Speed (ns)	Power Dissipation					
						Operating I _{CC} (mA)		Standby I _{SB2} (µA)			
		Min	Typ [2]	Max		f = 1MHz		f = f _{max}		Typ [2]	Max
CY62136FV30LL-45	Industrial	2.2	3.0	3.6	45	1.6	2.5	13	18	1	5
CY62136FV30LL-55 ^[3]	Automotive	2.2	3.0	3.6	55	2	3	15	25	1	20


Notes:

1. For best practice recommendations, refer to the Cypress application note “System Design Guidelines” on <http://www.cypress.com>.
2. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at $V_{CC} = V_{CC(ty)}$, $T_A = 25^\circ C$.
3. Automotive product information is Preliminary.

Logic Block Diagram



Pin Configurations [4, 5]



Notes:

- 4. NC pins are not connected on the die.
- 5. Pins D3, H1, G2, and H6 in the BGA package are address expansion pins for 4 Mb, 8 Mb, 16 Mb, and 32 Mb, respectively.

Maximum Ratings

Exceeding the maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage Temperature -65°C to $+150^{\circ}\text{C}$

Ambient Temperature with

Power Applied -55°C to $+125^{\circ}\text{C}$

Supply Voltage to Ground

Potential -0.3V to 3.9V ($V_{CC(\max)} + 0.3\text{V}$)

DC Voltage Applied to Outputs

in High-Z State [6, 7] -0.3V to 3.9V ($V_{CC(\max)} + 0.3\text{V}$)

DC Input Voltage [6, 7] -0.3V to 3.9V ($V_{CC(\max)} + 0.3\text{V}$)

Output Current into Outputs (LOW) 20 mA

Static Discharge Voltage $> 2001\text{V}$
(per MIL-STD-883, Method 3015)

Latch-up Current $> 200\text{ mA}$

Operating Range

Device	Range	Ambient Temperature	V_{CC} [8]
CY62136FV30LL	Industrial	-40°C to $+85^{\circ}\text{C}$	2.2V to 3.6V
	Automotive	-40°C to $+125^{\circ}\text{C}$	

Electrical Characteristics (Over the Operating Range)

Parameter	Description	Test Conditions	45 ns			55 ns			Unit
			Min	Typ [2]	Max	Min	Typ [2]	Max	
V_{OH}	Output HIGH Voltage	$I_{OH} = -0.1\text{ mA}$	2.0			2.0			V
		$I_{OH} = -1.0\text{ mA}, V_{CC} \geq 2.70\text{V}$	2.4			2.4			V
V_{OL}	Output LOW Voltage	$I_{OL} = 0.1\text{ mA}$			0.4			0.4	V
		$I_{OL} = 2.1\text{mA}, V_{CC} \geq 2.70\text{V}$			0.4			0.4	V
V_{IH}	Input HIGH Voltage	$V_{CC} = 2.2\text{V}$ to 2.7V	1.8		$V_{CC} + 0.3$	1.8		$V_{CC} + 0.3$	V
		$V_{CC} = 2.7\text{V}$ to 3.6V	2.2		$V_{CC} + 0.3$	2.2		$V_{CC} + 0.3$	V
V_{IL}	Input LOW Voltage	$V_{CC} = 2.2\text{V}$ to 2.7V	-0.3		0.6	-0.3		0.6	V
		$V_{CC} = 2.7\text{V}$ to 3.6V	-0.3		0.8	-0.3		0.8	V
I_{IX}	Input Leakage Current	$\text{GND} \leq V_I \leq V_{CC}$	-1		+1	-1		+1	μA
I_{OZ}	Output Leakage Current	$\text{GND} \leq V_O \leq V_{CC}$, Output Disabled	-1		+1	-1		+1	μA
I_{CC}	V _{CC} Operating Supply Current	$f = f_{\max} = 1/t_{RC}$		13	18		15	25	mA
		$f = 1\text{ MHz}$		1.6	2.5		2	3	
I_{SB1}	Automatic CE Power down Current — CMOS Inputs	$CE \geq V_{CC} - 0.2\text{V}$, $V_{IN} \geq V_{CC} - 0.2\text{V}$, $V_{IN} \leq 0.2\text{V}$, $f = f_{\max}$ (Address and Data Only), $f = 0$ (OE, WE, BHE, and BLE), $V_{CC} = 3.60\text{V}$		1	5		1	20	μA
I_{SB2}	Automatic CE Power down Current — CMOS Inputs	$CE \geq V_{CC} - 0.2\text{V}$, $V_{IN} \geq V_{CC} - 0.2\text{V}$ or $V_{IN} \leq 0.2\text{V}$, $f = 0$, $V_{CC} = 3.60\text{V}$		1	5		1	20	μA

Notes:

6. $V_{IL(\min)} = -2.0\text{V}$ for pulse durations less than 20 ns.

7. $V_{IH(\max)} = V_{CC} + 0.75\text{V}$ for pulse durations less than 20ns.



8. Full Device AC operation assumes a 100 μs ramp time from 0 to $V_{CC(\min)}$ and 200 μs wait time after V_{CC} stabilization.

Capacitance (For all packages) [9]


Parameter	Description	Test Conditions	Max	Unit
C_{IN}	Input Capacitance	$T_A = 25^\circ\text{C}$, $f = 1 \text{ MHz}$, $V_{CC} = V_{CC(\text{typ})}$	10	pF
C_{OUT}	Output Capacitance		10	pF

Thermal Resistance [9]

Parameter	Description	Test Conditions	VFBGA	TSOP II	Unit
Θ_{JA}	Thermal Resistance (Junction to Ambient)	Still Air, soldered on a 3×4.5 inch, two layer printed circuit board	75	77	$^\circ\text{C/W}$
Θ_{JC}	Thermal Resistance (Junction to Case)		10	13	$^\circ\text{C/W}$

AC Test Loads and Waveforms



Equivalent to: THÉVENIN EQUIVALENT



Parameters	2.5V (2.2V to 2.7V)	3.0V (2.7V to 3.6V)	Unit
R1	16667	1103	Ω
R2	15385	1554	Ω
R_{TH}	8000	645	Ω
V_{TH}	1.20	1.75	V

Data Retention Characteristics (Over the Operating Range)

Parameter	Description	Conditions	Min	Typ [2]	Max	Unit
V_{DR}	V_{CC} for Data Retention		1.5			V
I_{CCDR}	Data Retention Current	$V_{CC} = 1.5\text{V}$, $\overline{CE} \geq V_{CC} - 0.2\text{V}$, $V_{IN} \geq V_{CC} - 0.2\text{V}$ or $V_{IN} \leq 0.2\text{V}$	Industrial	1	4	μA
			Automotive		12	μA
t_{CDR} [9]	Chip Deselect to Data Retention Time		0			ns
t_R [10]	Operation Recovery Time		t_{RC}			ns

Data Retention Waveform

Notes:

9. Tested initially and after any design or process changes that may affect these parameters.
 10. Full device operation requires linear V_{CC} ramp from V_{DR} to $V_{CC(\text{min})} \geq 100 \mu\text{s}$ or stable at $V_{CC(\text{min})} \geq 100 \mu\text{s}$.

Switching Characteristics (Over the Operating Range) [11]


Parameter	Description	45 ns		55 ns		Unit
		Min	Max	Min	Max	
Read Cycle						
t_{RC}	Read Cycle Time	45		55		ns
t_{AA}	Address to Data Valid		45		55	ns
t_{OHA}	Data Hold from Address Change	10		10		ns
t_{ACE} [12]	\overline{CE} LOW to Data Valid		45		55	ns
t_{DOE}	\overline{OE} LOW to Data Valid		22		25	ns
t_{LZOE}	\overline{OE} LOW to LOW Z [13]	5		5		ns
t_{HZOE}	\overline{OE} HIGH to High Z [13, 14]		18		20	ns
t_{LZCE}	\overline{CE} LOW to Low Z [13]	10		10		ns
t_{HZCE}	\overline{CE} HIGH to High Z [13, 14]		18		20	ns
t_{PU}	\overline{CE} LOW to Power Up	0		0		ns
t_{PD}	\overline{CE} HIGH to Power Down		45		55	ns
t_{DBE}	$\overline{BLE/BHE}$ LOW to Data Valid		22		55	ns
t_{LZBE}	$\overline{BLE/BHE}$ LOW to Low Z [13]	5		10		ns
t_{HZBE}	$\overline{BLE/BHE}$ HIGH to HIGH Z [13, 14]		18		20	ns
Write Cycle [15]						
t_{WC}	Write Cycle Time	45		55		ns
t_{SCE}	\overline{CE} LOW to Write End	35		35		ns
t_{AW}	Address Set Up to Write End	35		35		ns
t_{HA}	Address Hold from Write End	0		0		ns
t_{SA}	Address Set Up to Write Start	0		0		ns
t_{PWE}	WE Pulse Width	35		35		ns
t_{BW}	$\overline{BLE/BHE}$ LOW to Write End	35		35		ns
t_{SD}	Data Setup to Write End	25		25		ns
t_{HD}	Data Hold from Write End	0		0		ns
t_{HZWE}	\overline{WE} LOW to High-Z [13, 14]		18		20	ns
t_{LZWE}	\overline{WE} HIGH to Low-Z [13]	10		10		ns

Notes:


11. Test conditions for all parameters other than tri-state parameters assume signal transition time of 3 ns (1V/ns) or less, timing reference levels of $V_{CC(\text{typ})}/2$, input pulse levels of 0 to $V_{CC(\text{typ})}$, and output loading of the specified I_{OL}/I_{OH} as shown in the "AC Test Loads and Waveforms" on page 4.
12. Access time parameters are subject to byte enable signals (BHE or BLE) not switching when chip is disabled. Please see application note AN3842 for further clarification.
13. At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE} , t_{HZBE} is less than t_{LZBE} , t_{HZOE} is less than t_{LZOE} , and t_{HZWE} is less than t_{LZWE} for any given device.
14. t_{HZOE} , t_{HZCE} , t_{HZBE} , and t_{HZWE} transitions are measured when the outputs enter a high-impedance state.
15. The internal Write time of the memory is defined by the overlap of \overline{WE} , $\overline{CE} = V_{IL}$, \overline{BHE} and/or $\overline{BLE} = V_{IL}$. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write.

Switching Waveforms

Read Cycle 1 (Address Transition Controlled) [16, 17]



Read Cycle No. 2 (\overline{OE} Controlled) [17, 18]




Notes:


16. The device is continuously selected. \overline{OE} , \overline{CE} = V_{IL} , \overline{BHE} and/or \overline{BLE} = V_{IL} .
17. WE is HIGH for read cycle.
18. Address valid prior to or coincident with \overline{CE} and \overline{BHE} , \overline{BLE} transition LOW.

Switching Waveforms (continued)

Write Cycle No. 1 ($\overline{\text{WE}}$ Controlled) [15, 19, 20]



Write Cycle No. 2 ($\overline{\text{CE}}$ Controlled) [15, 19, 20]




Notes:


19. Data IO is high impedance if $\overline{\text{OE}} = V_{IH}$.
20. If $\overline{\text{CE}}$ goes HIGH simultaneously with $\overline{\text{WE}} = V_{IH}$, the output remains in a high impedance state.
21. During this period, the IOs are in output state and input signals must not be applied.

Switching Waveforms (continued)

Write Cycle No. 3 ($\overline{\text{WE}}$ Controlled, $\overline{\text{OE}}$ LOW) [20]



Write Cycle No. 4 ($\overline{\text{BHE/BLE}}$ Controlled, $\overline{\text{OE}}$ LOW) [20]



Truth Table

CE	WE	OE	BHE	BLE	Inputs/Outputs	Mode	Power
H	X	X	X	X	High Z	Deselect/Power down	Standby (I_{SB})
X	X	X	H	H	High Z	Output Disabled	Active (I_{CC})
L	H	L	L	L	Data Out (IO_0 – IO_{15})	Read	Active (I_{CC})
L	H	L	H	L	Data Out (IO_0 – IO_7); IO_8 – IO_{15} in High Z	Read	Active (I_{CC})
L	H	L	L	H	Data Out (IO_8 – IO_{15}); IO_0 – IO_7 in High Z	Read	Active (I_{CC})
L	H	H	L	L	High Z	Output Disabled	Active (I_{CC})
L	H	H	H	L	High Z	Output Disabled	Active (I_{CC})
L	H	H	L	H	High Z	Output Disabled	Active (I_{CC})
L	L	X	L	L	Data In (IO_0 – IO_{15})	Write	Active (I_{CC})
L	L	X	H	L	Data In (IO_0 – IO_7); IO_8 – IO_{15} in High Z	Write	Active (I_{CC})
L	L	X	L	H	Data In (IO_8 – IO_{15}); IO_0 – IO_7 in High Z	Write	Active (I_{CC})


Ordering Information

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
45	CY62136FV30LL-45BVXI	51-85150	48-ball VFBGA (Pb-free)	Industrial
	CY62136FV30LL-45ZSXI	51-85087	44-pin TSOP II (Pb-free)	
55	CY62136FV30LL-55ZSXE	51-85087	44-pin TSOP II (Pb-free)	Automotive

Please contact your local Cypress sales representative for availability of these parts.


Package Diagrams

Figure 1. 48-pin VFBGA (6 x 8 x 1 mm), 51-85150



Package Diagrams (continued)

Figure 2. 44-pin TSOP II, 51-85087



MoBL is a registered trademark, and More Battery Life is a trademark of Cypress Semiconductor. All product and company names mentioned in this document are the trademarks of their respective holders.

Document History Page

Document Title: CY62136FV30 MoBL® 2-Mbit (128K x 16) Static RAM Document Number: 001-08402				
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	467351	See ECN	NXR	New Data Sheet
*A	797956	See ECN	VKN	Converted from preliminary to final Changed $I_{SB1(typ)}$ and $I_{SB1(max)}$ spec from 0.5 μA to 1.0 μA and 2.5 μA to 5.0 μA respectively Changed $I_{SB2(typ)}$ and $I_{SB2(max)}$ spec from 0.5 μA to 1.0 μA and 2.5 μA to 5.0 μA respectively Changed $I_{CCDR(typ)}$ and $I_{CCDR(max)}$ spec from 0.5 μA to 1.0 μA and 2.5 μA to 4.0 μA respectively Changed $I_{CC(max)}$ spec from 2.25 μA to 2.5 μA
*B	869500	See ECN	VKN	Added Automotive information Updated Ordering Information table Added footnote #12 related to t_{ACE}