# DS1553 DALLAS MINING 64kB, Nonvolatile, Year-2000-Compliant Timekeeping RAM

#### www.maxim-ic.com

#### **GENERAL DESCRIPTION**

The DS1553 is a full-function, year-2000compliant (Y2KC) real-time clock/calendar (RTC) with an RTC alarm, watchdog timer, power-on reset, battery monitor, and 8k x 8 nonvolatile static RAM. User access to all registers within the DS1553 is accomplished with a byte-wide interface as shown in Figure 1. The RTC registers contain century, year, month, date, day, hours, minutes, and seconds data in 24-hour BCD format. Corrections for day of month and leap year are made automatically.

#### Pin Configurations appear at end of data sheet.

#### **FEATURES**

- Integrated NV SRAM, RTC, Crystal, Power-Fail Control Circuit, and Lithium Energy Source
- Clock Registers are Accessed Identically to the Static RAM; These Registers are Resident in the 16 Top RAM Locations
- Totally Nonvolatile with Over 10 Years of Operation in the Absence of Power
- Precision Power-On Reset
- Programmable Watchdog Timer and RTC Alarm
- BCD-Coded Year, Month, Date, Day, Hours, Minutes, and Seconds with Automatic Leap Year Compensation Valid Up to the Year 2100
- Battery Voltage Level Indicator Flag
- Power-Fail Write Protection Allows for ±10%
   V<sub>CC</sub> Power-Supply Tolerance
- Lithium Energy Source is Electrically Disconnected to Retain Freshness Until Power is Applied for the First Time

PART	VOLTAGE (V)	TEMP RANGE	PIN-PACKAGE	<b>TOP MARK**</b>
DS1553-70	5.0	$0^{\circ}$ C to $+70^{\circ}$ C	28 EDIP (0.740)	DS1553-70
DS1553-70+	5.0	$0^{\circ}$ C to $+70^{\circ}$ C	28 EDIP (0.740)	DS1553+70
DS1553-100	5.0	$0^{\circ}$ C to $+70^{\circ}$ C	28 EDIP (0.740)	DS1553-100
DS1553W-120	3.3	$0^{\circ}$ C to $+70^{\circ}$ C	28 EDIP (0.740)	DS1553W-120
DS1553W-120+	3.3	$0^{\circ}$ C to $+70^{\circ}$ C	28 EDIP (0.740)	DS1553W+120
DS1553W-150	3.3	$0^{\circ}$ C to $+70^{\circ}$ C	28 EDIP (0.740)	DS1553W-150
DS1553P-70	5.0	$0^{\circ}$ C to $+70^{\circ}$ C	34 PowerCap®*	DS1553P-70
DS1553P+70	5.0	$0^{\circ}$ C to $+70^{\circ}$ C	34 PowerCap*	DS1553P+70
DS1553P-100	5.0	$0^{\circ}$ C to $+70^{\circ}$ C	34 PowerCap*	DS1553P-100
DS1553WP-120	3.3	$0^{\circ}$ C to $+70^{\circ}$ C	34 PowerCap*	DS1553WP-120
DS1553WP-120+	3.3	$0^{\circ}$ C to $+70^{\circ}$ C	34 PowerCap*	DS1553WP+120
DS1553WP-150	3.3	$0^{\circ}$ C to $+70^{\circ}$ C	34 PowerCap*	DS1553WP-150
DS9034PCX	3	$0^{\circ}$ C to $+70^{\circ}$ C		DS9034PCX

## ORDERING INFORMATION

+ Denotes a lead-free/RoHS-compliant device.

\*PowerCap required, must be ordered separately

\*\* A "+" symbol anywhere on the top mark indicates a lead-free device.

PowerCap is a registered trademark of Dallas Semiconductor.

**Note:** Some revisions of this device may incorporate deviations from published specifications known as errata. Multiple revisions of any device may be simultaneously available through various sales channels. For information about device errata, click here: <u>www.maxim-ic.com/errata</u>.

	PIN		FUNCTION
EDIP	PowerCap	NAME	FUNCTION
1	2	RST	Active-Low Power-On Reset Output (Open Drain)
2	30	A12	
3	25	A7	
4	24	A6	
5	23	A5	
6	22	A4	
7	21	A3	
8	20	A2	Address Inputs
9	19	A1	
10	18	A0	
21	28	A10	
23	29	A11	
24	27	A9	
25	26	A8	
11	16	DQ0	
12	15	DQ1	
13	14	DQ2	
15	13	DQ3	- Data Input/Outputs
16	12	DQ4	
17	11	DQ5	
18	10	DQ6	
19	9	DQ7	
20	8	$\overline{CE}$	Active-Low Chip Enable
22	7	$\overline{OE}$	Active-Low Output Enable
26	1	<b>IRQ</b> /FT	Active-Low Interrupt/Frequency Test Output (Open Drain)
27	6	WE	Active-Low Write Enable
28	5	V <sub>CC</sub>	Power-Supply Input
	17	GND	Ground
	2, 3, 31–34	N.C	No Connection

## PIN DESCRIPTION

# DETAILED DESCRIPTION

The RTC registers in the DS1553 are double-buffered into an internal and external set. The user has direct access to the external set. Clock/calendar updates to the external set of registers can be disabled and enabled to allow the user to access static data. Assuming the internal oscillator is turned on, the internal set of registers is continuously updated. This occurs regardless of external registers settings to guarantee that accurate RTC information is always maintained.


The DS1553 has interrupt ( $\overline{IRQ}/FT$ ) and reset ( $\overline{RST}$ ) outputs that can be used to control CPU activity. The  $\overline{IRQ}/FT$  interrupt output can be used to generate an external interrupt when the RTC register values match user-programmed alarm values. The interrupt is always available while the device is powered from the system supply, and it can be programmed to occur when in the battery-backed state to serve as a system wakeup. Either the  $\overline{IRQ}/FT$  or  $\overline{RST}$  outputs can also be used as a CPU watchdog timer. CPU activity is monitored and an interrupt or reset output is activated if the correct activity is not detected within programmed limits. The DS1553 power-on reset can be used to detect a system power-down or failure and can hold the CPU in a safe reset state until normal power returns and stabilizes. The  $\overline{RST}$ output is used for this function.

The DS1553 also contains its own power-fail circuitry, which automatically deselects the device when the  $V_{CC}$  supply enters an out-of-tolerance condition. This feature provides a high degree of data security during unpredictable system operation brought on by low  $V_{CC}$  levels.

# PACKAGES

The DS1553 is available in a 28-pin DIP and a 34-pin PowerCap module. The 28-pin DIP module integrates the crystal, lithium energy source, and silicon in one package. The 34-pin PowerCap module board is designed with contacts for connection to a separate PowerCap (DS9034PCX) that contains the crystal and battery. This design allows the PowerCap to be mounted on top of the DS1553P after completion of the surface-mount process. Mounting the PowerCap after the surface-mount process prevents damage to the crystal and battery due to the high temperatures required for solder reflow. The PowerCap is keyed to prevent reverse insertion. The PowerCap module board and PowerCap are ordered separately and shipped in separate containers. The part number for the PowerCap is DS9034PCX.

## Figure 1. Block Diagram



Vcc	CE	ŌĒ	WE	DQ0–DQ7	MODE	POWER
	VIH	х	х	High-Z	Deselect	Standby
	VIL	Х	VIL	D <sub>IN</sub>	Write	Active
$V_{CC} > V_{PF}$	VIL	V <sub>IL</sub>	V <sub>IH</sub>	D <sub>OUT</sub>	Read	Active
	VIL	V <sub>IH</sub>	V <sub>IH</sub>	High-Z	Read	Active
$V_{SO}$ < $V_{CC}$ < $V_{PF}$	х	х	х	High-Z	Deselect	CMOS Standby
<v<sub>BAT</v<sub>	х	х	х	High-Z	Data Retention Battery C	

#### Table 1. Operating Modes

# DATA READ MODE

The DS1553 is in read mode whenever  $\overline{CE}$  (chip enable) is low and  $\overline{WE}$  (write enable) is high. The device architecture allows ripple-through access to any valid address location. Valid data is available at the data input/output (DQ) pins within  $t_{AA}$  after the last address input is stable, provided that  $\overline{CE}$  and  $\overline{OE}$  access times are satisfied. If  $\overline{CE}$  or  $\overline{OE}$  access times are not met, valid data is available at the latter of chip-enable access ( $t_{CEA}$ ) or at output-enable access time ( $t_{OEA}$ ). The state of the DQ pins is controlled by  $\overline{CE}$  and  $\overline{OE}$ . If the outputs are activated before  $t_{AA}$ , the data lines are driven to an intermediate state until  $t_{AA}$ . If the address inputs are changed while  $\overline{CE}$  and  $\overline{OE}$  remain valid, output data remains valid for output data hold time ( $t_{OH}$ ) but will then go indeterminate until the next address access.

# DATA WRITE MODE

The DS1553 is in write mode whenever  $\overline{WE}$  and  $\overline{CE}$  are in their active state. The start of a write is referenced to the latter occurring transition of  $\overline{WE}$  or  $\overline{CE}$ . The addresses must be held valid throughout the cycle.  $\overline{CE}$  and  $\overline{WE}$  must return inactive for a minimum of  $t_{WR}$  prior to the initiation of a subsequent read or write cycle. Data in must be valid  $t_{DS}$  prior to the end of the write and remain valid for  $t_{DH}$  afterward. In a typical application, the  $\overline{OE}$  signal is high during a write cycle. However,  $\overline{OE}$  can be active provided that care is taken with the data bus to avoid bus contention. If  $\overline{OE}$  is low prior to  $\overline{WE}$  transition on  $\overline{WE}$  will then disable the outputs  $t_{WEZ}$  after  $\overline{WE}$  goes active.

## DATA RETENTION MODE

The 5V device is fully accessible, and data can be written and read only when  $V_{CC}$  is greater than  $V_{PF}$ . However, when  $V_{CC}$  is below the power-fail point ( $V_{PF}$ )—the point at which write protection occurs—the internal clock registers and SRAM are blocked from any access. When  $V_{CC}$  falls below the battery switch point  $V_{SO}$  (battery supply level), device power is switched from the  $V_{CC}$  pin to the internal backup lithium battery. RTC operation and SRAM data are maintained from the battery until  $V_{CC}$  is returned to nominal levels.

The 3.3V device is fully accessible and data can be written and read only when  $V_{CC}$  is greater than  $V_{PF}$ . When  $V_{CC}$  falls below  $V_{PF}$ , access to the device is inhibited. If  $V_{PF}$  is less than  $V_{SO}$ , the device power is switched from  $V_{CC}$  to the internal backup lithium battery when  $V_{CC}$  drops below  $V_{PF}$ . If  $V_{PF}$  is greater than  $V_{SO}$ , the device power is switched from  $V_{CC}$  to the internal backup lithium battery when  $V_{CC}$  drops below  $V_{SO}$ . RTC operation and SRAM data are maintained from the battery until  $V_{CC}$  is returned to nominal levels.

All control, data, and address signals must be powered down when  $V_{CC}$  is powered down.

# BATTERY LONGEVITY

The DS1553 has a lithium power source that is designed to provide energy for the clock activity and clock and RAM data retention when the  $V_{CC}$  supply is not present. The capability of this internal power supply is sufficient to power the DS1553 continuously for the life of the equipment in which it is installed. For specification purposes, the life expectancy is 10 years at +25°C with the internal clock oscillator running in the absence of  $V_{CC}$ . Each DS1553 is shipped from Dallas Semiconductor with its lithium energy source disconnected, guaranteeing full energy capacity. When  $V_{CC}$  is first applied at a level greater than  $V_{PF}$ , the lithium energy source is enabled for battery backup operation.

# INTERNAL BATTERY MONITOR

The DS1553 constantly monitors the battery voltage of the internal battery. The Battery Low Flag (BLF) bit of the Flags register (B4 of 1FF0h) is not writeable and should always be 0 when read. If a 1 is ever present, an exhausted lithium energy source is indicated, and both the contents of the RTC and RAM are questionable.

# **POWER-ON RESET**

A temperature-compensated comparator circuit monitors the  $V_{CC}$  level. When  $V_{CC}$  falls to the power-fail trip point, the  $\overline{RST}$  signal (open drain) is pulled low. When  $V_{CC}$  returns to nominal levels, the  $\overline{RST}$  signal continues to be pulled low for 40ms to 200ms. The power-on reset function is independent of the RTC oscillator and is therefore operational whether or not the oscillator is enabled.

# **CLOCK OPERATIONS**

Table 2 and the following paragraphs describe the operation of RTC, alarm, and watchdog functions.

	-	-									
ADDRESS				DAT	A				<b>FUNCTION/RA</b>	NCE	
ADDRESS	$\mathbf{B}_7$	<b>B</b> <sub>6</sub>	<b>B</b> <sub>5</sub>	$\mathbf{B}_4$	<b>B</b> <sub>3</sub>	<b>B</b> <sub>2</sub>	<b>B</b> <sub>1</sub>	B <sub>0</sub>	FUNCTION/KA	IUGE	
1FFFh		10	Year			Yea	r		Year 00-99		
1FFEh	Х	Х	Х	10 M		Mont	h		Month	01-12	
1FFDh	Х	Х	10 I	Date		Date	)		Date	01-31	
1FFCh	Х	FT	Х	Х	Х		Day		Day	01-07	
1FFBh	Х	Х	10 H	Hour		Hou	r		Hour	00-23	
1FFAh	Х	1	0 Minute	es		Minut	es		Minutes	00-59	
1FF9h	OSC	1	10 Second	ls		Secon	ds		Seconds	00-59	
1FF8h	W	R	10 Ce	entury		Centu	ry		Control	00-39	
1FF7h	WDS	BMB 4	BMB3	BMB2	BMB 1	BMB 0	RB 1	RB0	Watchdog		
1FF6h	AE	Y	ABE	Y	Y	Y	Y	Y	Interrupts		
1FF5h	AM4	Y	10 I	Date		Date	)		Alarm Date	01-31	
1FF4h	AM3	Y	10 H	lours		Hour	'S		Alarm Hours	00-23	
1FF3h	AM2	1	10 Minute	es	Minutes		Alarm Minutes	00-59			
1FF2h	AM1	1	0 Second	ls	Seconds		Alarm Seconds	00-59			
1FF1h	Y	Y	Y	Y	Y	Y	Y	Y	Unused		
1FF0h	WF	AF	0	BLF	0	0	0	0	Flags		

#### Table 2. Register Map

X = Unused, Read/Writable Under Write and Read Bit Control

FT = Frequency Test Bit

OSC = Oscillator Start/Stop Bit

W = Write Bit

R = Read Bit

WDS = Watchdog Steering Bit

BMB0–BMB4 = Watchdog Multiplier Bits

RB0–RB1 = Watchdog Resolution Bits

AE = Alarm Flag Enable

Y = Unused, Read/Writable Without Write and Read Bit Control

ABE = Alarm in Battery-Backup Mode Enable

AM1–AM4 = Alarm Mask Bits

WF = Watchdog Flag

AF = Alarm Flag

0 = 0 Read Only

BLF = Battery Low Flag

# **CLOCK OSCILLATOR CONTROL**

The clock oscillator may be stopped at any time. To increase the shelf life of the backup lithium battery source, the oscillator can be turned off to minimize current drain from the battery. The  $\overline{OSC}$  bit is the MSB of the Seconds register (B7 of 1FF9h). Setting it to 1 stops the oscillator; setting it to 0 starts the oscillator. The DS1553 is shipped from Dallas Semiconductor with the clock oscillator turned off, with the  $\overline{OSC}$  bit set to 1.

# READING THE CLOCK

When reading the RTC data, it is recommended to halt updates to the external set of double-buffered RTC registers. This puts the external registers into a static state, allowing data to be read without register values changing during the read process. Normal updates to the internal registers continue while in this state. External updates are halted when a 1 is written into the read bit, B6 of the Control register (1FF8h). As long as a 1 remains in the Control register read bit, updating is halted. After a halt is issued, the registers reflect the RTC count (day, date, and time) that was current at the moment the halt command was issued. Normal updates to the external set of registers resume within 1 second after the read bit is set to 0 for a minimum of 500µs. The read bit must be 0 for a minimum of 500µs to ensure the external registers are updated.

# SETTING THE CLOCK

The 8th bit, B7 of the Control register, is the write bit. Setting the write bit to 1, like the read bit, halts updates to the DS1553 (1FF8h–1FFFh) registers. After setting the write bit to 1, RTC registers can be loaded with the desired RTC count (day, date, and time) in 24-hour BCD format. Setting the write bit to 0 then transfers the values written to the internal RTC registers and allows normal operation to resume.

# CLOCK ACCURACY (DIP MODULE)

The DS1553 is guaranteed to keep time accuracy to within  $\pm 1$  minute per month at  $\pm 25^{\circ}$ C. The RTC is calibrated at the factory by Dallas Semiconductor using nonvolatile tuning elements and does not require additional calibration. For this reason, methods of field clock calibration are not available and not necessary. The electrical environment also affects clock accuracy and caution should be taken to place the RTC in the lowest level EMI section of the PC board layout. For additional information, refer to *Application Note 58: Crystal Considerations with Dallas Real-Time Clocks*, available on our website at www.maxim-ic.com/appnoteindex.com.

# CLOCK ACCURACY (PowerCap MODULE)

The DS1553 and DS9034PCX are each individually tested for accuracy. Once mounted together, the module typically keeps time accuracy to within  $\pm 1.53$  minutes per month (35ppm) at  $\pm 25^{\circ}$ C. The electrical environment affects clock accuracy and caution should be taken to place the RTC in the lowest level EMI section of the PC board layout. For additional information, refer to Application Note 58: Considerations with Dallas Real-Time available our website Crystal Clocks, on at www.maxim-ic.com/appnoteindex.com.

# FREQUENCY TEST MODE

The DS1553 frequency test mode uses the open-drain  $\overline{IRQ}/FT$  output. With the oscillator running, the  $\overline{IRQ}/FT$  output toggles at 512Hz when the FT bit is 1, the Alarm Flag Enable bit (AE) is 0, and the Watchdog Steering bit (WDS) is 1 or the Watchdog register is reset (Register 1FF7h = 00h). The  $\overline{IRQ}/FT$  output and the frequency test mode can be used as a measure of the actual frequency of the 32.768kHz RTC oscillator. The  $\overline{IRQ}/FT$  pin is an open-drain output that requires a pullup resistor for proper operation. The FT bit is cleared to 0 on power-up.

# USING THE CLOCK ALARM

The alarm settings and control for the DS1553 reside within registers 1FF2h–1FF5h. Register 1FF6h contains two alarm-enable bits: Alarm Enable (AE) and Alarm in Backup Enable (ABE). The AE and ABE bits must be set as described below for the  $\overline{IRQ}$ /FT output to be activated for a matched alarm condition.

The alarm can be programmed to activate on a specific day of the month or repeat every day, hour, minute, or second. It can also be programmed to go off while the DS1553 is in the battery-backed state of operation to serve as a system wakeup. Alarm mask bits AM1–AM4 control the alarm mode. Table 3 shows the possible settings. Configurations not listed in the table default to the once-per-second mode to notify the user of an incorrect alarm setting.


AM4	AM3	AM2	AM1	ALARM RATE
1	1	1	1	Once per second
1	1	1	0	When seconds match
1	1	0	0	When minutes and seconds match
1	0	0	0	When hours, minutes, and seconds match
0	0	0	0	When date, hours, minutes, and seconds match


## Table 3. Alarm Mask Bits

When the RTC register values match Alarm register settings, the Alarm Flag bit (AF) is set to 1. If the Alarm Flag Enable (AE) is also set to 1, the alarm condition activates the  $\overline{IRQ}/FT$  pin. The  $\overline{IRQ}/FT$  signal is cleared by a read or write to the Flags register (Address 1FF0h) as shown in Figures 2 and 3. When  $\overline{CE}$  is active, the  $\overline{IRQ}/FT$  signal may be cleared by having the address stable for as short as 15ns and either  $\overline{OE}$  or  $\overline{WE}$  active, but it is not guaranteed to be cleared unless  $t_{RC}$  is fulfilled. The alarm flag is also cleared by a read or write to the Flags register, but the flag does not change states until the end of the read/write cycle and the  $\overline{IRQ}/FT$  signal has been cleared.

# CE, WE, OE, OV 15 ns MIN A0-A12 ADDRESS 1FF0h IRQ/FT HIGH-Z


## Figure 2. Clearing IRQ Waveforms





The  $\overline{IRQ}/FT$  pin can also be activated in the battery-backed mode. The  $\overline{IRQ}/FT$  goes low if an alarm occurs and both ABE and AE are set. The ABE and AE bits are cleared during the power-up transition, however, an alarm generated during power-up sets AF. Therefore, the AF bit can be read after system power-up to determine if an alarm was generated during the power-up sequence. Figure 4 illustrates alarm timing during the battery-backup mode and power-up states.

#### Figure 4. Backup Mode Alarm Waveforms



# USING THE WATCHDOG TIMER

The watchdog timer can be used to detect an out-of-control processor. The user programs the watchdog timer by setting the desired amount of timeout into the 8-bit Watchdog register (Address 1FF7h). The five Watchdog register bits BMB4–BMB0 store a binary multiplier and the two lower-order bits RB1–RB0 select the resolution, where 00 = 1/16 second, 01 = 1/4 second, 10 = 1 second, and 11 = 4 seconds. The watchdog timeout value is then determined by the multiplication of the 5-bit multiplier value with the 2-bit resolution value. (For example: writing 00001110 in the Watchdog register = 3 x 1 second or 3 seconds.) If the processor does not reset the timer within the specified period, the Watchdog Flag (WF) is set and a processor interrupt is generated and stays active until either the Watchdog Flag (WF) is read or the Watchdog register (1FF7) is read or written.

The most significant bit of the Watchdog register is the Watchdog Steering Bit (WDS). When set to 0, the watchdog activates the  $\overline{IRQ}/FT$  output when the watchdog times out.

When WDS is set to 1, the watchdog outputs a negative pulse on the  $\overline{\text{RST}}$  output for 40ms to 200ms. The Watchdog register (1FF7) and the FT bit are reset to 0 at the end of a watchdog timeout when the WDS bit is set to 1.

The watchdog timer resets when the processor performs a read or write of the Watchdog register. The timeout period then starts over. Writing a value of 00h to the Watchdog register disables the watchdog timer. The watchdog function is automatically disabled upon power-up and the Watchdog register is cleared. If the watchdog function is set to output to the  $\overline{IRQ}$ /FT output and the frequency test function is activated, the watchdog function prevails and the frequency test function is denied.

## **POWER-ON DEFAULT STATES**

Upon application of power to the device, the following register bits are set to 0:

WDS = 0, BMB0–BMB4 = 0, RB0–RB1 = 0, AE = 0, and ABE = 0.

# **ABSOLUTE MAXIMUM RATINGS**

Voltage Range on Any Pin Relative to	Ground0.3V to +6.0V
	-40°C to +85°C
• • •	
6 1	See IPC/JEDEC Standard J-STD-020A for Surface-Mount Devices

This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

## **OPERATING RANGE**

RANGE	<b>TEMP RANGE</b>	V <sub>CC</sub>
Commercial	$0^{\circ}$ C to $+70^{\circ}$ C	$3.3V \pm 10\%$ or $5V \pm 10\%$

## **RECOMMENDED DC OPERATING CONDITIONS**

 $(T_A = Over the operating range.)$ 

PARAMETER		SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
Logic 1 Voltage All Inputs	$V_{CC} = 5V \pm 10\%$	$V_{\mathrm{IH}}$	2.2		V <sub>CC</sub> x +0.3V	V	1
	$V_{CC} = 3.3V \pm 10\%$	V <sub>IH</sub>	2.0		V <sub>CC</sub> x +0.3V	V	1
Logic 0 Voltage	$V_{CC} = 5V \pm 10\%$	V <sub>IL</sub>	-0.3		+0.8		1
All Inputs	$V_{CC} = 3.3V \pm 10\%$	V <sub>IL</sub>	-0.3		+0.6		1

# DC ELECTRICAL CHARACTERISTICS

 $(V_{CC} = 5.0V \pm 10\%, T_A = Over the operating range.)$ 


PAF	RAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Active Supply Cur	rent	I <sub>CC</sub>		15	50	mA	2, 3
TTL Standby Curre	ent ( $\overline{CE} = V_{IH}$ )	I <sub>CC1</sub>		1	3	mA	2, 3
$\frac{\text{CMOS Standby Cu}}{(\overline{\text{CE}} \ge \text{V}_{\text{CC}} - 0.2\text{V})}$	irrent	I <sub>CC2</sub>		1	3	mA	2, 3
Input Leakage Current (Any Input)		$I_{IL}$	-1		+1	μΑ	
Output Leakage Cu	urrent (Any Output)	I <sub>OL</sub>	-1		+1	μΑ	
Output Logic 1 Vo $(I_{OUT} = -1.0 \text{mA})$	ltage	V <sub>OH</sub>	2.4			V	1
Output Logic 0	$I_{OUT} = 2.1 \text{mA}, \text{DQ0-7}$ Outputs	V <sub>OL1</sub>			0.4	V	1
Voltage $I_{OUT} = 7.0 \text{mA}, \overline{IRQ}/FT$ and $\overline{RST}$ Outputs		V <sub>OL2</sub>			0.4	V	1, 5
Write Protection Voltage		$V_{PF}$	4.20		4.50	V	1
Battery Switchover	Voltage	V <sub>so</sub>		$V_{BAT}$		V	1, 4

# DC ELECTRICAL CHARACTERISTICS

( $V_{CC}$  = 3.3V ±10%,  $T_A$  = Over the operating range.)

PARAMETER		SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
Active Supply C	Active Supply Current			10	30	mA	2, 3
TTL Standby Cu	$\operatorname{urrent}\left(\overline{\operatorname{CE}}=\operatorname{V}_{\operatorname{IH}}\right)$	I <sub>CC1</sub>		0.7	2	mA	2, 3
$\frac{\text{CMOS Standby}}{(\overline{\text{CE}} \ge \text{V}_{\text{CC}} - 0.2\text{V})}$		I <sub>CC2</sub>		0.7	2	mA	2, 3
Input Leakage C	urrent (Any Input)	$I_{IL}$	-1		+1	μΑ	
Output Leakage	Current (Any Output)	I <sub>OL</sub>	-1		+1	μΑ	
Output Logic 1 V $(I_{OUT} = -1.0mA)$	Voltage	V <sub>OH</sub>	2.4			V	1
Output Logic 0	$I_{OUT} = 2.1 \text{mA},$ DQ0-7 Outputs	$V_{OL1}$			0.4	V	1
Voltage $I_{OUT} = 7.0 \text{mA}, \overline{IRQ}/FT$ and $\overline{RST}$ Outputs		V <sub>OL2</sub>			0.4	V	1, 5
Write Protection Voltage		$V_{PF}$	2.75		2.97	V	1
Battery Switcho	ver Voltage	V <sub>SO</sub>		$\begin{array}{c} V_{BAT} \\ \text{or} \ V_{PF} \end{array}$		V	1, 4

## Figure 5. Read Cycle Timing Diagram



# **READ CYCLE, AC CHARACTERISTICS**

( $V_{CC}$  = 5.0V ±10%, T<sub>A</sub> = Over the operating range.)

PARAMETER	SYMBOL	70ns A	CCESS	100ns A	CCESS	UNITS	NOTES
FARAWEIER	SYNDUL	MIN	MAX	MIN	MAX	UNIIS	NOTES
Read Cycle Time	t <sub>RC</sub>	70		100		ns	
Address Access Time	t <sub>AA</sub>		70		100	ns	
$\overline{\text{CE}}$ to DQ Low-Z	t <sub>CEL</sub>	5		5		ns	
$\overline{\text{CE}}$ Access Time	t <sub>CEA</sub>		70		100	ns	
$\overline{\text{CE}}$ Data Off Time	t <sub>CEZ</sub>		25		35	ns	
$\overline{OE}$ to DQ Low-Z	t <sub>OEL</sub>	5		5		ns	
$\overline{\text{OE}}$ Access Time	t <sub>OEA</sub>		35		55	ns	
OE Data Off Time	t <sub>OEZ</sub>		25		35	ns	
Output Hold from Address	t <sub>OH</sub>	5		5		ns	

# **READ CYCLE, AC CHARACTERISTICS**

( $V_{CC}$  = 3.3V ±10%,  $T_A$  = Over the operating range.)

PARAMETER	SYMBOL		120ns ACCESS		150ns ACCESS		NOTES
		MIN	MAX	MIN	MAX		
Read Cycle Time	t <sub>RC</sub>	120		150		ns	
Address Access Time	t <sub>AA</sub>		120		150	ns	
$\overline{CE}$ to DQ Low-Z	t <sub>CEL</sub>	5		5		ns	
CE Access Time	t <sub>CEA</sub>		120		150	ns	
CE Data Off Time	t <sub>CEZ</sub>		40		50	ns	
OE to DQ Low-Z	t <sub>OEL</sub>	5		5		ns	
OE Access Time	t <sub>OEA</sub>		100		130	ns	
OE Data Off Time	t <sub>OEZ</sub>		35		35	ns	
Output Hold from Address	t <sub>OH</sub>	5		5		ns	

# WRITE CYCLE, AC CHARACTERISTICS

PARAMETER	SYMBOL	70ns ACCESS		100ns ACCESS		UNITS	NOTES
<b>FAKANIE I EK</b>	SIMDUL	MIN	MAX	MIN	MAX	UNITS	NOTES
Write Cycle Time	t <sub>WC</sub>	70		100		ns	
Address Access Time	t <sub>AS</sub>	0		0		ns	
WE Pulse Width	t <sub>WEW</sub>	50		70		ns	
CE Pulse Width	t <sub>CEW</sub>	60		75		ns	
Data Setup Time	t <sub>DS</sub>	30		40		ns	
Data Hold time	t <sub>DH</sub>	0		0		ns	
Address Hold Time	t <sub>AH</sub>	5		5		ns	
$\overline{\text{WE}}$ Data Off Time	t <sub>WEZ</sub>		25		35	ns	
Write Recovery Time	t <sub>WR</sub>	5		5		ns	

# WRITE CYCLE, AC CHARACTERISTICS

( $V_{CC}$  = 3.3V ±10%,  $T_A$  = Over the operating range.)

PARAMETER	SYMBOL	120ns ACCESS		150ns ACCESS		UNITS	NOTES
F ARAWE I ER	SYMDUL	MIN	MAX	MIN	MAX	<ul> <li>UNITS</li> <li>ns</li> </ul>	TOTES
Write Cycle Time	t <sub>WC</sub>	120		150		ns	
Address Setup Time	t <sub>AS</sub>	0		0		ns	
WE Pulse Width	$t_{\rm WEW}$	100		130		ns	
CE Pulse Width	t <sub>CEW</sub>	110		140		ns	
Data Setup Time	t <sub>DS</sub>	80		90		ns	
Data Hold Time	t <sub>DH</sub>	0		0		ns	
Address Hold Time	t <sub>AH</sub>	0		0		ns	
WE Data Off Time	$t_{WEZ}$		40		50	ns	
Write Recovery Time	t <sub>WR</sub>	10		10		ns	





Figure 6. Write Cycle Timing, Write-Enable Controlled






# **POWER-UP/DOWN CHARACTERISTICS**

$(V_{CC} = 5.0V \pm 10\%)$	$T_{A} = Over the$	operating range.)
( 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		

PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
$\overline{\text{CE}}$ or $\overline{\text{WE}}$ at V <sub>IH</sub> , Before Power-Down	t <sub>PD</sub>	0			μs	
$V_{CC}$ Fall Time: $V_{PF(MAX)}$ to $V_{PF(MIN)}$	$t_{ m F}$	300			μs	
$V_{CC}$ Fall Time: $V_{PF(MIN)}$ to $V_{SO}$	t <sub>FB</sub>	10			μs	
$V_{CC}$ Rise Time: $V_{PF(MIN)}$ to $V_{PF(MAX)}$	t <sub>R</sub>	0			μs	
$V_{PF}$ to $\overline{RST}$ High	t <sub>REC</sub>	40		200	ms	
Expected Data Retention Time (Oscillator On)	t <sub>DR</sub>	10			years	6, 7

## Figure 8. Power-Up/Down Waveform Timing 5V Device




# **POWER-UP/DOWN CHARACTERISTICS**

(	V <sub>CC</sub> = 3.3V	±10%. <sup>-</sup>	T₄ = 0	Over the	operating	range.)
<u>۱</u>	- 00	,				

PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
$\overline{\text{CE}} \text{ or } \overline{\text{WE}} \text{ at } V_{\text{IH}} \text{, Before Power-Down}$	t <sub>PD</sub>	0			μs	
$V_{CC}$ Fall Time: $V_{PF(MAX)}$ to $V_{PF(MIN)}$	t <sub>F</sub>	300			μs	
$V_{CC}$ Rise Time: $V_{PF(MIN)}$ to $V_{PF(MAX)}$	t <sub>R</sub>	0			μs	
$V_{PF}$ to $\overline{RST}$ High	t <sub>REC</sub>	40		200	ms	
Expected Data Retention Time (Oscillator On)	t <sub>DR</sub>	10			years	6, 7

Figure 9. Power-Up/Down Waveform Timing 3.3V Device



# CAPACITANCE

$(T_{A} = +25^{\circ}C)$								
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES		
Capacitance on All Input Pins	C <sub>IN</sub>			7	pF	1		
Capacitance on $\overline{IRQ}/FT$ , $\overline{RST}$ , and DQ Pins	C <sub>IO</sub>			10	pF	1		

# AC TEST CONDITIONS

Output Load: 100 pF + 1TTL Gate Input Pulse Levels: 0 to 3.0V Timing Measurement Reference Levels: Input: 1.5V Output: 1.5V Input Pulse Rise and Fall Times: 5ns


# NOTES:

- 1) Voltage referenced to ground.
- 2) Typical values are at +25°C and nominal supplies.
- 3) Outputs are open.
- 4) Battery switch over occurs at the lower of either the battery voltage or  $V_{PF}$ .
- 5) The  $\overline{IRQ}$ /FT and  $\overline{RST}$  outputs are open drain.
- 6) Data retention time is at +25 °C.
- 7) Each DS1553 has a built-in switch that disconnects the lithium source until  $V_{CC}$  is first applied by the user. The expected  $t_{DR}$  is defined for DIP modules as a cumulative time in the absence of  $V_{CC}$  starting from the time power is first applied by the user.
- 8) Real-time clock modules (DIP) can be successfully processed through conventional wave-soldering techniques as long as temperature exposure to the lithium energy source contained within does not exceed +85°C. Post solder cleaning with water-washing techniques is acceptable, provided that ultrasonic vibration is not used.

In addition, for the PowerCap:

- a. Dallas Semiconductor recommends that PowerCap Module bases experience one pass through solder reflow oriented with the label side up ("live-bug").
- b. Hand soldering and touch-up: Do not touch or apply the soldering iron to leads for more than 3 seconds. To solder, apply flux to the pad, heat the lead frame pad and apply solder. To remove the part, apply flux, heat the lead frame pad until the solder reflow and use a solder wick to remove solder.


## **PIN CONFIGURATIONS**



PowerCap is a registered trademark of Dallas Semiconductor.


# PACKAGE INFORMATION

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to <a href="http://www.maxim-ic.com/DallasPackInfo">www.maxim-ic.com/DallasPackInfo</a>.)




## **PACKAGE INFORMATION (continued)**

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to <a href="http://www.maxim-ic.com/DallasPackInfo">www.maxim-ic.com/DallasPackInfo</a>.)



# **PACKAGE INFORMATION (continued)**


(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to <a href="http://www.maxim-ic.com/DallasPackInfo">www.maxim-ic.com/DallasPackInfo</a>.)



#### **PACKAGE INFORMATION (continued)**

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to <a href="http://www.maxim-ic.com/DallasPackInfo">www.maxim-ic.com/DallasPackInfo</a>.)

## **Recommended PowerCap Module Land Pattern**



23 of 23

Maxim/Dallas Semiconductor cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim/Dallas Semiconductor product. No circuit patent licenses are implied. Maxim/Dallas Semiconductor reserves the right to change the circuitry and specifications without notice at any time. Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 © 2005 Maxim Integrated Products • Printed USA

The Maxim logo is a registered trademark of Maxim Integrated Products, Inc. The Dallas logo is a registered trademark of Dallas Semiconductor Corporation.