

#### **DS25CP102Q**

# **Automotive 3.125 Gbps 2X2 LVDS Crosspoint Switch with Transmit Pre-Emphasis and Receive Equalization**

#### **General Description**

The DS25CP102Q is a 3.125 Gbps 2x2 LVDS crosspoint switch optimized for high-speed signal routing and switching over lossy FR-4 printed circuit board backplanes and balanced cables. Fully differential signal paths ensure exceptional signal integrity and noise immunity. The non-blocking architecture allows connections of any input to any output or outputs.

The DS25CP102Q features two levels (Off and On) of transmit pre-emphasis (PE) and two levels (Off and On) of receive equalization (EQ).

Wide input common mode range allows the switch to accept signals with LVDS, CML and LVPECL levels; the output levels are LVDS. A very small package footprint requires a minimal space on the board while the flow-through pinout allows easy board layout. Each differential input and output is internally terminated with a  $100\Omega$  resistor to lower device insertion and return losses, reduce component count and further minimize board space.


#### **Features**

- AECQ-100 Grade 3
- DC 3.125 Gbps low jitter, low skew, low power operation
- Pin configurable, fully differential, non-blocking architecture
- Pin selectable transmit pre-emphasis and receive equalization eliminate data dependant jitter
- Wide Input Common Mode Voltage Range allows DCcoupled interface to CML and LVPECL drivers
- On-chip 100Ω input and output termination minimizes insertion and return losses, reduces component count and minimizes board space
- 8 kV ESD on LVDS I/O pins protects adjoining components
- Small 4 mm x 4 mm LLP-16 space saving package

#### **Applications**

- Automotive display applications
- Clock and data buffering and muxing
- OC-48 / STM-16
- SD/HD/3GHD SDI Routers

#### **Typical Application**





## **Ordering Code**

NSID	Function	Available Equalization Levels	Available Pre-Emphasis Levels
DS25CP102QSQ	Crosspoint Switch	Off / On	Off / On

### **Block Diagram**

## **Connection Diagram**





## **Pin Descriptions**

Pin Name	Pin Number	I/O, Type	Pin Description
IN0+, IN0- ,	1, 2,	I, LVDS	Inverting and non-inverting high speed LVDS input pins.
IN1+, IN1-	3, 4		
OUT0+, OUT0-,	12, 11,	O, LVDS	Inverting and non-inverting high speed LVDS output pins.
OUT1+, OUT1-	10, 9		
SEL0, SEL1	7, 8	I, LVCMOS	Switch configuration pins. There is a 20k pulldown resistor on this pin.
EN0, EN1	14, 13	I, LVCMOS	Output enable pins. There is a 20k pulldown resistor on this pin.
PE	15	I, LVCMOS	Transmit Pre-Emphasis select pin. There is a 20k pulldown resistor on this pin.
EQ	6	I, LVCMOS	Receive Equalizaton select pin. There is a 20k pulldown resistor on this pin.
VDD	16	Power	Power supply pin.
GND	5, DAP	Power	Ground pin and Device Attach Pad (DAP) ground.

#### **Absolute Maximum Ratings** (Note 4)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage	-0.3V to +4V
LVCMOS Input Voltage	$-0.3V$ to $(V_{CC} + 0.3V)$
LVDS Input Voltage	-0.3V to $+4V$
LVDS Differential Input Voltage	0V to 1.0V
LVDS Output Voltage	$-0.3V$ to $(V_{CC} + 0.3V)$
LVDS Differential Output Voltage	0V to 1.0V
LVDS Output Short Circuit Current Duration	5 ms
Junction Temperature	+105°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature Range	
Soldering (4 sec.)	+260°C
Maximum Package Power Dissipati	ion at 25°C
SQA Package	1.91W
Derate SQA Package	23.9 mW/°C above +25°C

Package Thermal Resistance	
$\theta_{JA}$	+41.8°C/W
$\theta_{JC}$	+6.9°C/W
ESD Susceptibility	
HBM (Note 1)	≥8 kV
MM (Note 2)	≥250V
CDM (Note 3)	≥1250V

Note 1: Human Body Model, applicable std. JESD22-A114C

Note 2: Machine Model, applicable std. JESD22-A115-A

Note 3: Field Induced Charge Device Model, applicable std.
JESD22-C101-C

## Recommended Operating Conditions

	Min	Тур	Max	Units
Supply Voltage (V <sub>CC</sub> )	3.0	3.3	3.6	V
Receiver Differential Input Voltage (V <sub>ID</sub> )	0		1	V
Operating Free Air Temperature (T <sub>A</sub> )	-40	+25	+85	°C

#### DC Electrical Characteristics (Notes 5, 6, 7)

Over recommended operating supply and temperature ranges unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
LVCMOS	S DC SPECIFICATIONS	•				
V <sub>IH</sub>	High Level Input Voltage		2.0		V <sub>cc</sub>	V
V <sub>IL</sub>	Low Level Input Voltage		GND		0.8	V
I <sub>IH</sub>	High Level Input Current	V <sub>IN</sub> = 3.6V	40	175	250	μA
		$V_{CC} = 3.6V$				
I <sub>IL</sub>	Low Level Input Current	V <sub>IN</sub> = GND		0	±10	μΑ
		$V_{CC} = 3.6V$				
V <sub>CL</sub>	Input Clamp Voltage	$I_{CL} = -18 \text{ mA}, V_{CC} = 0V$		-0.9	-1.5	V
LVDS IN	IPUT DC SPECIFICATIONS					
V <sub>ID</sub>	Input Differential Voltage		0		1	V
V <sub>TH</sub>	Differential Input High Threshold	$V_{CM} = +0.05V \text{ or } V_{CC} -0.05V$		0	+100	mV
V <sub>TL</sub>	Differential Input Low Threshold		-100	0		mV
V <sub>CMR</sub>	Common Mode Voltage Range	V <sub>ID</sub> = 100 mV	0.05		V <sub>CC</sub> -	V
					0.05	
	Input Current	$V_{IN} = +3.6V$ or $0V$		±1	±10	μΑ
I <sub>IN</sub>	Imput Gurrent	V <sub>CC</sub> = 3.6V or 0V				
C <sub>IN</sub>	Input Capacitance	Any LVDS Input Pin to GND		1.7		pF
R <sub>IN</sub>	Input Termination Resistor	Between IN+ and IN-		100		Ω

Symbol	Parameter	Conditions	Min	Tyrn	Max	Units			
Symbol	Parameter	Conditions	IVIIII	Тур	IVIAX	Units			
LVDS O	LVDS OUTPUT DC SPECIFICATIONS								
$V_{OD}$	Differential Output Voltage		250	350	450	mV			
$\Delta V_{OD}$	Change in Magnitude of V <sub>OD</sub> for Complimentary Output States	$R_L = 100\Omega$	-35		35	mV			
V <sub>os</sub>	Offset Voltage		1.05	1.2	1.375	V			
ΔV <sub>OS</sub>	Change in Magnitude of V <sub>OS</sub> for Complimentary Output States	$R_L = 100\Omega$	-35		35	mV			
I <sub>os</sub>	Output Short Circuit Current (Note 8)	OUT to GND		-35	-55	mA			
		OUT to V <sub>CC</sub>		7	55	mA			
C <sub>OUT</sub>	Output Capacitance	Any LVDS Output Pin to GND		1.2		pF			
R <sub>OUT</sub>	Output Termination Resistor	Between OUT+ and OUT-		100		Ω			
SUPPLY CURRENT									
I <sub>CC</sub>	Supply Current	PE = OFF, EQ = OFF		77	90	mA			
I <sub>CCZ</sub>	Supply Current with Outputs Disabled	EN0 = EN1 = 0		23	29	mA			

Note 4: "Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating Conditions at which the device is functional and the device should not be operated beyond such conditions.

**Note 5:** The Electrical Characteristics tables list guaranteed specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not guaranteed.

Note 6: Current into device pins is defined as positive. Current out of device pins is defined as negative. All voltages are referenced to ground except  $V_{OD}$  and  $\Delta V_{OD}$ .

Note 7: Typical values represent most likely parametric norms for  $V_{CC} = +3.3 \text{V}$  and  $T_A = +25 ^{\circ}\text{C}$ , and at the Recommended Operation Conditions at the time of product characterization and are not guaranteed.

Note 8: Output short circuit current (I<sub>OS</sub>) is specified as magnitude only, minus sign indicates direction only.

### **AC Electrical Characteristics** (Note 11)

Over recommended operating supply and temperature ranges unless otherwise specified. (Notes 9, 10)

Symbol	Parameter	Cond	itions	Min	Тур	Max	Units
LVDS OUTPUT	FAC SPECIFICATIONS						
t <sub>PLHD</sub>	Differential Propagation Delay Low to High	B 4000			365	500	ps
t <sub>PHLD</sub>	Differential Propagation Delay High to Low	$R_L = 100\Omega$			345	500	ps
SKD1	Pulse Skew It <sub>PLHD</sub> – t <sub>PHLD</sub> I (Note 12)				20	55	ps
SKD2	Channel to Channel Skew (Note 13)				12	25	ps
SKD3	Part to Part Skew , (Note 14)				50	150	ps
LHT	Rise Time				65	120	ps
HLT	Fall Time	$R_L = 100\Omega$			65	120	ps
ON	Output Enable Time	ENn = LH to output	active		7	20	μs
OFF	Output Disable Time	ENn = HL to output	inactive		5	12	ns
SEL	Select Time	SELn LH or HL to o	output		3.5	12	ns
	DRMANCE WITH EQ = Off, PE = Off (Figu	ire 5)		-!			
RJ1	Random Jitter (RMS Value)	V <sub>ID</sub> = 350 mV	2.5 Gbps		0.5	1	ps
RJ2	No Test Channels (Note 15)	V <sub>CM</sub> = 1.2V Clock (RZ)	3.125 Gbps		0.5	1	ps
DJ1	Deterministic Jitter (Peak to Peak)	V <sub>ID</sub> = 350 mV	2.5 Gbps		6	22	ps
DJ2	No Test Channels (Note 16)	V <sub>CM</sub> = 1.2V K28.5 (NRZ)	3.125 Gbps		6	22	ps
TJ1	Total Jitter (Peak to Peak)	V <sub>ID</sub> = 350 mV	2.5 Gbps		0.03	0.08	UI <sub>P-F</sub>
TJ2	No Test Channels (Note 17)	V <sub>CM</sub> = 1.2V PRBS-23 (NRZ)	3.125 Gbps		0.05	0.11	UI <sub>P-F</sub>
JITTER PERFO	DRMANCE WITH EQ = Off, PE = On (Figu	re 6 Figure 9)	·				
RJ1B	Random Jitter (RMS Value)	V <sub>ID</sub> = 350 mV	2.5 Gbps		0.5	1	ps
RJ2B	Test Channel B (Note 15)	V <sub>CM</sub> = 1.2V Clock (RZ)	3.125 Gbps		0.5	1	ps
DJ1B	Deterministic Jitter (Peak to Peak)	V <sub>ID</sub> = 350 mV	2.5 Gbps		3	12	ps
DJ2B	Test Channel B (Note 16)	V <sub>CM</sub> = 1.2V K28.5 (NRZ)	3.125 Gbps		3	12	ps
TJ1B	Total Jitter (Peak to Peak)	V <sub>ID</sub> = 350 mV	2.5 Gbps		0.03	0.06	UI <sub>P-F</sub>
TJ2B	Test Channel B (Note 17)	V <sub>CM</sub> = 1.2V PRBS-23 (NRZ)	3.125 Gbps		0.04	0.09	UI <sub>P-F</sub>
JITTER PERFO	DRMANCE WITH EQ = On, PE = Off ( <i>Figu</i>	re 7 Figure 9)	•	•	•		•
RJ1D	Random Jitter (RMS Value)	V <sub>ID</sub> = 350 mV	2.5 Gbps		0.5	1	ps
RJ2D	Test Channel D (Note 15)	V <sub>CM</sub> = 1.2V Clock (RZ)	3.125 Gbps		0.5	1	ps
DJ1D	Deterministic Jitter (Peak to Peak)	V <sub>ID</sub> = 350 mV	2.5 Gbps		16	24	ps
DJ2D	Test Channel D (Note 16)	V <sub>CM</sub> = 1.2V K28.5 (NRZ)	3.125 Gbps		12	24	ps
TJ1D	Total Jitter (Peak to Peak)	V <sub>ID</sub> = 350 mV	2.5 Gbps		0.07	0.11	UI <sub>P-F</sub>
t <sub>TJ2D</sub>	Test Channel D (Note 17)	V <sub>CM</sub> = 1.2V PRBS-23 (NRZ)	3.125 Gbps		0.07	0.11	UI <sub>P-P</sub>

Symbol	Parameter	Conditions		Min	Тур	Max	Units	
JITTER PERFORMANCE WITH EQ = On, PE = On (Figure 8 Figure 9)								
t <sub>RJ1BD</sub>	Random Jitter (RMS Value)	$V_{ID} = 350 \text{ mV}$	2.5 Gbps		0.5	1	ps	
t <sub>RJ2BD</sub>	Input Test Channel D Output Test Channel B (Note 15)	V <sub>CM</sub> = 1.2V Clock (RZ)	3.125 Gbps		0.5	1	ps	
t <sub>DJ1BD</sub>	Deterministic Jitter (Peak to Peak)	V <sub>ID</sub> = 350 mV	2.5 Gbps		14	31	ps	
t <sub>DJ2BD</sub>	Input Test Channel D Output Test Channel B (Note 16)	V <sub>CM</sub> = 1.2V K28.5 (NRZ)	3.125 Gbps		6	21	ps	
t <sub>TJ1BD</sub>	Total Jitter (Peak to Peak)	V <sub>ID</sub> = 350 mV	2.5 Gbps		0.08	0.15	UI <sub>P-P</sub>	
t <sub>TJ2BD</sub>	Input Test Channel D Output Test Channel B (Note 17)	V <sub>CM</sub> = 1.2V PRBS-23 (NRZ)	3.125 Gbps		0.10	0.16	UI <sub>P-P</sub>	

**Note 9:** The Electrical Characteristics tables list guaranteed specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not guaranteed.

Note 10: Typical values represent most likely parametric norms for  $V_{CC} = +3.3V$  and  $T_A = +25^{\circ}C$ , and at the Recommended Operation Conditions at the time of product characterization and are not guaranteed.

Note 11: Specification is guaranteed by characterization and is not tested in production.

Note 12:  $t_{SKD1}$ ,  $t_{PLHD} - t_{PHLD}$ , Pulse Skew, is the magnitude difference in differential propagation delay time between the positive going edge and the negative going edge of the same channel.

Note 13: t<sub>SKD2</sub>, Channel to Channel Skew, is the difference in propagation delay (t<sub>PLHD</sub> or t<sub>PHLD</sub>) among all output channels in Broadcast mode (any one input to all outputs).

Note 14:  $t_{SKD3}$ , Part to Part Skew, is defined as the difference between the minimum and maximum differential propagation delays. This specification applies to devices at the same  $V_{CC}$  and within 5°C of each other within the operating temperature range.

Note 15: Measured on a clock edge with a histogram and an acummulation of 1500 histogram hits. Input stimulus jitter is subtracted geometrically.

Note 16: Tested with a combination of the 1100000101 (K28.5+ character) and 0011111010 (K28.5- character) patterns. Input stimulus jitter is subtracted algebraically.

Note 17: Measured on an eye diagram with a histogram and an acummulation of 3500 histogram hits. Input stimulus jitter is subtracted.

#### **DC Test Circuits**





FIGURE 1. Differential Driver DC Test Circuit

#### **AC Test Circuits and Timing Diagrams**



**FIGURE 2. Differential Driver AC Test Circuit** 






FIGURE 3. Propagation Delay Timing Diagram



**FIGURE 4. LVDS Output Transition Times** 

## **Pre-Emphasis and Equalization Test Circuits**



**FIGURE 5. Jitter Performance Test Circuit** 




FIGURE 6. Pre-Emphasis Performance Test Circuit




FIGURE 7. Equalization Performance Test Circuit




FIGURE 8. Pre-Emphasis and Equalization Performance Test Circuit




FIGURE 9. Test Channel Block Diagram

#### **Test Channel Loss Characteristics**

The test channel was fabricated with Polyclad PCL-FR-370-Laminate/PCL-FRP-370 Prepreg materials (Dielectric con-

stant of 3.7 and Loss Tangent of 0.02). The edge coupled differential striplines have the following geometries: Trace Width (W) = 5 mils, Gap (S) = 5 mils, Height (B) = 16 mils.

Test Channel	Length		Insertion Loss (dB)					
	(inches)	500 MHz	750 MHz	1000 MHz	1250 MHz	1500 MHz	1560 MHz	
Α	10	-1.2	-1.7	-2.0	-2.4	-2.7	-2.8	
В	20	-2.6	-3.5	-4.1	-4.8	-5.5	-5.6	
С	30	-4.3	-5.7	-7.0	-8.2	-9.4	-9.7	
D	15	-1.6	-2.2	-2.7	-3.2	-3.7	-3.8	
E	30	-3.4	-4.5	-5.6	-6.6	-7.7	-7.9	
F	60	-7.8	-10.3	-12.4	-14.5	-16.6	-17.0	

9

#### **Functional Description**

The DS25CP102Q is a 3.125 Gbps 2x2 LVDS digital crosspoint switch optimized for high-speed signal routing and

switching over lossy FR-4 printed circuit board backplanes and balanced cables.

**TABLE 1. Switch Configuration Truth Table** 

SEL1	SEL0	OUT1	OUT0
0	0	IN0	IN0
0	1	IN0	IN1
1	0	IN1	IN0
1	1	IN1	IN1

#### **TABLE 2. Output Enable Truth Table**

EN1	EN0	OUT1	ОПТ0
0	0	Disabled	Disabled
0	1	Disabled	Enabled
1	0	Enabled	Disabled
1	1	Enabled	Enabled

In addition, the DS25CP102Q has a pre-emphasis control pin for switching the transmit pre-emphasis to ON and OFF setting and an equalization control pin for switching the receive equalization to ON and OFF setting. The following are the transmit pre-emphasis and receive equalization truth tables.

#### **Transmit Pre-Emphasis Truth Table**

OUTPUTS OUT0 and OUT1			
CONTROL Pin (PE) State	Pre-Emphasis Level		
0	OFF		
1	ON		

Transmit Pre-Emphasis Level Selection

#### **Receive Equalization Truth Table**

INPUTS IN0 and IN1			
CONTROL Pin (EQ) State	Equalization Level		
0	OFF		
1	ON		


Receive Equalization Level Selection

#### **Input Interfacing**

The DS25CP102Q accepts differential signals and allows simple AC or DC coupling. With a wide common mode range, the DS25CP102Q can be DC-coupled with all common dif-


ferential drivers (i.e. LVPECL, LVDS, CML). The following three figures illustrate typical DC-coupled interface to common differential drivers. Note that the DS25CP102Q inputs are internally terminated with a  $100\Omega$  resistor.

30063332




Typical LVDS Driver DC-Coupled Interface to DS25CP102Q Input

#### CML3.3V or CML2.5V



Typical CML Driver DC-Coupled Interface to DS25CP102Q Input




Typical LVPECL Driver DC-Coupled Interface to DS25CP102Q Input

11

### **Output Interfacing**


The DS25CP102Q outputs signals that are compliant to the LVDS standard. Its outputs can be DC-coupled to most common differential receivers. The following figure illustrates typical DC-coupled interface to common differential receivers

and assumes that the receivers have high impedance inputs. While most differential receivers have a common mode input range that can accomodate LVDS compliant signals, it is recommended to check respective receiver's data sheet prior to implementing the suggested interface implementation.




Typical DS25CP102Q Output DC-Coupled Interface to an LVDS, CML or LVPECL Receiver


#### **Typical Performance**




Total Jitter as a Function of Data Rate




Total Jitter as a Function of Input Common Mode Voltage




Residual Jitter as a Function of Data Rate, FR4 Stripline Length and PE Level




Residual Jitter as a Function of Data Rate, FR4 Stripline Length and EQ Level




Supply Current as a Function of Data Rate and PE Level



A 3.125 Gbps NRZ PRBS-7 without PE or EQ After 2" Differential FR-4 Stripline H: 50 ps / DIV, V: 100 mV / DIV




A 3.125 Gbps NRZ PRBS-7 without PE or EQ After 40" Differential FR-4 Stripline H: 50 ps / DIV, V: 100 mV / DIV



A 3.125 Gbps NRZ PRBS-7 with PE
After 40" Differential FR-4 Stripline
H: 50 ps / DIV, V: 100 mV / DIV

14

### Physical Dimensions inches (millimeters) unless otherwise noted



Order Number DS25CP102QSQ NS Package Number SQA16A (See AN-1187 for PCB Design and Assembly Recommendations)

#### **Notes**

For more National Semiconductor product information and proven design tools, visit the following Web sites at:

Products		Design Support	
Amplifiers	www.national.com/amplifiers	WEBENCH	www.national.com/webench
Audio	www.national.com/audio	Analog University	www.national.com/AU
Clock Conditioners	www.national.com/timing	App Notes	www.national.com/appnotes
Data Converters	www.national.com/adc	Distributors	www.national.com/contacts
Displays	www.national.com/displays	Green Compliance	www.national.com/quality/green
Ethernet	www.national.com/ethernet	Packaging	www.national.com/packaging
Interface	www.national.com/interface	Quality and Reliability	www.national.com/quality
LVDS	www.national.com/lvds	Reference Designs	www.national.com/refdesigns
Power Management	www.national.com/power	Feedback	www.national.com/feedback
Switching Regulators	www.national.com/switchers		
LDOs	www.national.com/ldo		
LED Lighting	www.national.com/led		
PowerWise	www.national.com/powerwise		
Serial Digital Interface (SDI)	www.national.com/sdi		
Temperature Sensors	www.national.com/tempsensors		
Wireless (PLL/VCO)	www.national.com/wireless		

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2008 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Technical Support Center Email: support@nsc.com Tel: 1-800-272-9959 National Semiconductor Europe Technical Support Center Email: europe.support@nsc.com German Tel: +49 (0) 180 5010 771 English Tel: +44 (0) 870 850 4288 National Semiconductor Asia Pacific Technical Support Center Email: ap.support@nsc.com National Semiconductor Japan Technical Support Center Email: ipn.feedback@nsc.com