RENESAS

HM62V8100I Series

Wide Temperature Range Version

8 M SRAM (1024-kword \times 8-bit)

ADE-203-1278B (Z) Rev.2.00 Nov.02.2009

Description

The HM62V8100I Series is 8-Mbit static RAM organized 1,048,576-word × 8-bit. HM62V8100I Series has realized higher density, higher performance and low power consumption by employing Hi-CMOS process technology. It offers low power standby power dissipation; therefore, it is suitable for battery backup systems. It is packaged package with 0.75 mm bump pitch or standard 44-pin TSOP II for high density surface mounting.

Features

- Single 3.0 V supply: 2.7 V to 3.6 V
- Fast access time: 55 ns (Max)
- Power dissipation:
 - Active: 6.0 mW/MHz (Typ)
 - Standby: 1.5 μW (Typ)
- Completely static memory.
 - No clock or timing strobe required
- Equal access and cycle times
- Common data input and output.
 Three state output
- Battery backup operation.
 - 2 chip selection for battery backup
- Temperature range: -40 to $+85^{\circ}$ C



Ordering Information							
Туре No.	Access time	Package					
HM62V8100LTTI-5	55 ns	400-mil 44pin plastic TSOP II (normal-bend type) (TTP-44DE)					
HM62V8100LTTI-5SL	55 ns	_					

Ordering Information



Pin Arrangement


	44-pin TSOP	
Α4	1 44	A5
A3	2 43	A6
A2	3 42	A7
A1	4 41	OE
AO	5 40	
CS1	6 39	A8
	7 38	
	8 37	
I/O0 🗌	9 36	
I/O1	10 35	i I/O6
	11 34	V _{SS}
V _{SS}	12 33	
I/O2	13 32	
I/O3 🗌	14 31	I/O4
	15 30	
	16 29	
WE	17 28	A9
A19	18 27	A10
A18	19 26	
A17	20 25	i 🗌 A12
A16	21 24	A13
A15	22 23	
	(Top view)	

Pin Description

Function
Address input
Data input/output
Chip select 1
Chip select 2
Write enable
Output enable
Power supply
Ground
No connection



Block Diagram





Operation Table

CS1	CS2	WE	ŌĒ	I/O0 to I/O7	Operation	
Н	×	х	×	High-Z	Standby	
×	L	×	×	High-Z	Standby	
L	Н	Н	L	Dout	Read	
L	Н	L	×	Din	Write	
L	Н	Н	Н	High-Z	Output disable	

Note: H: V_{IH}, L: V_{IL}, \times : V_{IH} or V_{IL}

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Power supply voltage relative to V _{SS}	V _{CC}	-0.5 to + 4.6	V
Terminal voltage on any pin relative to $V_{\mbox{\scriptsize SS}}$	V _T	-0.5^{*1} to V _{CC} + 0.3 ^{*2}	V
Power dissipation	PT	1.0	W
Storage temperature range	Tstg	–55 to +125	°C
Storage temperature range under bias	Tbias	–40 to +85	°C

Notes: 1. V_T min: -3.0 V for pulse half-width \leq 30 ns.

2. Maximum voltage is +4.6 V.

DC Operating Conditions

Parameter	Symbol	Min	Тур	Max	Unit	Note
Supply voltage	V _{CC}	2.7	3.0	3.6	V	
	V _{SS}	0	0	0	V	
Input high voltage	VIH	2.2	_	V _{CC} + 0.3	V	
Input low voltage	VIL	-0.3	—	0.6	V	1
Ambient temperature range	Та	-40	_	85	°C	

Note: 1. V_{IL} min: -3.0 V for pulse half-width \leq 30 ns.



DC Characteri stics

Parameter	Symbol	Min	Typ* ¹	Мах	Unit	Test conditions
Input leakage current	I _{LI}	_	_	1	μA	Vin = V_{SS} to V_{CC}
Output leakage current	I _{LO}	_	_	1	μA	$\overline{CS1} = V_{IH}$ or $CS2 = V_{IL}$ or
						$\overline{OE} = V_{IH}$ or $\overline{WE} = V_{IL}$, or
						$V_{I/O}$ = V_{SS} to V_{CC}
Operating current	I _{CC}	_	_	20	mA	$\overline{\text{CS1}}$ = V _{IL} , CS2 = V _{IH} ,
						Others = V_{IH}/V_{IL} , $I_{I/O}$ = 0 mA
Average operating current	I _{CC1}	_	14	25	mA	Min. cycle, duty = 100%,
						$I_{I/O} = 0 \text{ mA}, \overline{CS1} = V_{IL}, CS2 = V_{IH},$
						Others = V_{IH}/V_{IL}
	I _{CC2}		2	4	mA	Cycle time = 1 μ s, duty = 100%,
						$I_{I/O}$ = 0 mA, $\overline{CS1} \le 0.2 V$,
						$CS2 \ge V_{CC} - 0.2 V$
						$V_{IH} \geq V_{CC} - 0.2 \ V, \ V_{IL} \leq 0.2 \ V$
Standby current	I _{SB}	_	0.1	0.3	mA	$CS2 = V_{IL}$
Standby current	I _{SB1} * ²	_	0.5	25	μA	$0 V \le Vin$
						(1) 0 V \leq CS2 \leq 0.2 V or
						(2) $\overline{\text{CS1}} \ge \text{V}_{\text{CC}} - 0.2 \text{ V},$
						$CS2 \ge V_{CC} - 0.2 V$
	I_{SB1}^{*3}	_	0.5	10	μA	
Output high voltage	V _{OH}	2.2	_	_	V	I _{OH} = –1 mA
Output low voltage	V _{OL}		_	0.4	V	I _{OL} = 2 mA

Note: 1. Typical values are at V_{CC} = 3.0 V, Ta = +25°C and not guaranteed.

2. This characteristic is guaranteed only for L version.

3. This characteristic is guaranteed only for L-SL version.

Capacitance (Ta = +25°C, f = 1.0 MHz)

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions	Note
Input capacitance	Cin			8	pF	Vin = 0 V	1
Input/output capacitance	CI/O	_	—	10	pF	$V_{I/O} = 0 V$	1


Note: 1. This parameter is sampled and not 100% tested.



AC Characteristics (Ta = -40 to +85°C, VCC = 2.7 V to 3.6 V, unless otherwise noted.)

Test Conditions

- Input pulse levels: $V_{IL} = 0.4 \text{ V}, V_{IH} = 2.2 \text{ V}$
- Input rise and fall time: 5 ns
- Input and output timing reference levels: 1.5 V
- Output load: See figures (Including scope and jig)





Read Cycle

		HM62V	′8100I		
		-5			
Parameter	Symbol	Min	Max	Unit	Notes
Read cycle time	t _{RC}	55		ns	
Address access time	t _{AA}	_	55	ns	
Chip select access time	t _{ACS1}	_	55	ns	
	t _{ACS2}	_	55	ns	
Output enable to output valid	t _{OE}	_	35	ns	
Output hold from address change	t _{OH}	10	_	ns	
Chip select to output in low-Z	t _{CLZ1}	10	—	ns	2, 3
	t _{CLZ2}	10	_	ns	2, 3
Output enable to output in low-Z	t _{OLZ}	5	_	ns	2, 3
Chip deselect to output in high-Z	t _{CHZ1}	0	20	ns	1, 2, 3
	t _{CHZ2}	0	20	ns	1, 2, 3
Output disable to output in high-Z	t _{OHZ}	0	20	ns	1, 2, 3



Write Cycle

		HM62V	81001		
		-5			
Parameter	Symbol	Min	Max	Unit	Notes
Write cycle time	t _{wc}	55	_	ns	
Address valid to end of write	t _{AW}	50		ns	
Chip selection to end of write	t _{cw}	50		ns	5
Write pulse width	t _{WP}	40	_	ns	4
Address setup time	t _{AS}	0	_	ns	6
Write recovery time	t _{WR}	0	_	ns	7
Data to write time overlap	t _{DW}	25	_	ns	
Data hold from write time	t _{DH}	0		ns	
Output active from end of write	t _{ow}	5		ns	2
Output disable to output in High-Z	t _{OHZ}	0	20	ns	1, 2
Write to output in high-Z	t _{WHZ}	0	20	ns	1, 2

Notes: 1. t_{CHZ} , t_{OHZ} and t_{WHZ} are defined as the time at which the outputs achieve the open circuit conditions and are not referred to output voltage levels.

2. This parameter is sampled and not 100% tested.

3. At any given temperature and voltage condition, t_{HZ} max is less than t_{LZ} min both for a given device and from device to device.

4. A write occures during the overlap of a low CS1, a high CS2, a low WE. A write begins at the latest transition among CS1 going low, CS2 going high, WE going low. A write ends at the earliest transition among CS1 going high, CS2 going low, WE going high. t_{WP} is measured from the beginning of write to the end of write.

5. t_{CW} is measured from the later of $\overline{CS1}$ going low or CS2 going high to the end of write.


6. t_{AS} is measured from the address valid to the beginning of write.

7. t_{WR} is measured from the earliest of $\overline{CS1}$ or \overline{WE} going high or CS2 going low to the end of write cycle.




Timing Waveform

Read Cycle






Write Cycle (1) (WE Clock)





Write Cycle (2) (CS Clock, $\overline{OE} = VIH$)





Parameter	Symbol	Min	Typ ∗ ⁴	Мах	Unit	Test conditions* ³
V_{CC} for data retention	V _{DR}	2.0		3.6	V	$Vin \ge 0V$ (1) 0 V ≤ CS2 ≤ 0.2 V or (2) CS2 ≥ V _{CC} - 0.2 V $\overline{CS1} \ge V_{CC} - 0.2 V$
Data retention current	I _{CCDR} * ¹	_	0.5	25	μA	$V_{CC} = 3.0 \text{ V}, \text{ Vin } \ge 0\text{ V}$ (1) 0 V ≤ CS2 ≤ 0.2 V or (2) CS2 ≥ V _{CC} - 0.2 V, CS1 ≥ V _{CC} - 0.2 V
	I_{CCDR}^{*2}	_	0.5	10	μA	
Chip deselect to data retention time	t _{CDR}	0	—	_	ns	See retention waveform
Operation recovery time	t _R	t _{RC} *⁵	_	_	ns	

Low VCC Data Retention Characteristics (Ta = -40 to +85°C)

Notes: 1. This characteristic is guaranteed only for L version.


2. This characteristic is guaranteed only for L-SL version.


3. CS2 controls address buffer, \overline{WE} buffer, $\overline{CS1}$ buffer, \overline{OE} buffer and Din buffer. If CS2 controls data retention mode, Vin levels (address, \overline{WE} , \overline{OE} , $\overline{CS1}$, I/O) can be in the high impedance state. If $\overline{CS1}$ controls data retention mode, CS2 must be $CS2 \ge V_{CC} - 0.2 \text{ V}$ or $0 \text{ V} \le CS2 \le 0.2 \text{ V}$. The other input levels (address, \overline{WE} , \overline{OE} , $\overline{I/O}$) can be in the high impedance state.


4. Typical values are at V_{CC} = 3.0 V, Ta = +25°C and not guaranteed.


5. t_{RC} = read cycle time.














Package Dimensions







RenesasTechnology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

- Benesas lechnology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
 Pines
 This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information in this document.
 But not infinited to, product data. diagrams, charts, programs, algorithms, and application scule as the development of weapons of mass and regulations, and proceedures required by such laws and regulation.
 All information in the purpose of any other military use. When exporting the products or the technology described herein, you should follow the applicable export control laws and regulations, and proceedures required by such laws and regulations.
 All information included in this document, such as product data, diagrams, charts, programs, algorithms, and application oracit useraphes, is current as of the date this document, but has product data, diagrams, charts, programs, algorithms, and application is activated in this document, but has product data, diagrams, charts, programs, algorithms, and application is additional and different information in the date this document, but Renesas assumes no liability whattosever for any damages incurred as a constraint of the data different information in this document, but Renesas assumes no liability whattosever for any damages incurred as a different information in this document, but Renesas as products are the technology described in this document.
 When using or otherwise regulations in the information in this document, but Renesas as subtation and the constraint in this document.
 When using or otherwise regulations in the information in this document, but Renesas as subtation control, are programs and regulations.
 When using or otherwise regulation the information in this document, but Renesas



RENESAS SALES OFFICES

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K. Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd. Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7858/7898

Renesas Technology Hong Kong Ltd. 7th Floor, North Tower, World Finance Centre, Harbour City, Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2377-3473

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 3518-3399

Renesas Technology Singapore Pte. Ltd.

1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510

http://www.renesas.com