

## ISOLATED CAN TRANSCEIVER

### FEATURES

- 4000- $V_{PEAK}$  Isolation
- Failsafe Outputs
- Low Loop Delay: 150 ns Typical
- 50 kV/ $\mu$ s Typical Transient Immunity
- Meets or Exceeds ISO 11898 requirements
- Bus-Fault Protection of  $-27$  V to 40 V
- Dominant Time-Out Function
- UL 1577, IEC 60747-5-2 (VDE 0884, Rev. 2), IEC 61010-1, IEC 60950-1 and CSA Approval Pending
- 3.3-V Inputs are 5-V Tolerant

### APPLICATIONS


- CAN Data Buses
  - DeviceNet Data Buses
  - CANopen Data Buses
  - CANKingdom Data Buses
- Medical Scanning and Imaging
- Security Systems
- Telecom Base Station Status and Control
- HVAC
- Building Automation

### DESCRIPTION

The ISO1050 is a galvanically isolated CAN transceiver that meets or exceeds the specifications of the ISO 11898 standard. The device has the logic input and output buffers separated by a silicon oxide ( $\text{SiO}_2$ ) insulation barrier that provides galvanic isolation of up to 4000  $V_{PEAK}$ . Used in conjunction with isolated power supplies, the device prevents noise currents on a data bus or other circuits from entering the local ground and interfering with or damaging sensitive circuitry.

As a CAN transceiver, the device provides differential transmit capability to the bus and differential receive capability to a CAN controller at signaling rates up to 1 megabit per second (Mbps). Designed for operation in especially harsh environments, the device features cross-wire, overvoltage and loss of ground protection from  $-27$  V to 40 V and overtemperature shut-down, as well as a  $-12$  V to 12 V common-mode range.

The ISO1050 is characterized for operation over the ambient temperature range of  $-55^\circ\text{C}$  to  $105^\circ\text{C}$ .



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

DeviceNet is a trademark of others.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## ABSOLUTE MAXIMUM RATINGS<sup>(1) (2)</sup>

|                          |  |                                     |                                  | VALUE / UNIT      |
|--------------------------|--|-------------------------------------|----------------------------------|-------------------|
| $V_{CC1}, V_{CC2}$       | Supply voltage <sup>(3)</sup>                  |                                     |                                  | –0.5 V to 6 V     |
| $V_I$                    | Voltage input (TXD)                            |                                     |                                  | –0.5 V to 6 V     |
| $V_{CANH}$ or $V_{CANL}$ | Voltage range at any bus terminal (CANH, CANL) |                                     |                                  | –27 V to 40 V     |
| $I_O$                    | Receiver output current                        |                                     |                                  | ±15 mA            |
| ESD                      | Human Body Model                               | JEDEC Standard 22, Method A114-C.01 | Bus pins and GND2 <sup>(4)</sup> | ±4 kV             |
|                          |  |                                     | All pins                         | ±4 kV             |
|                          | Charged Device Model                           | JEDEC Standard 22, Test Method C101 | All pins                         | ±1.5 kV           |
|                          |  |                                     | Machine Model                    | ANSI/ESDS5.2-1996 |
| $T_J$                    | Junction temperature                           |                                     |                                  | –55°C to 150°C    |

- (1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) This isolator is suitable for basic isolation within the safety limiting data. Maintenance of the safety data must be ensured by means of protective circuitry.
- (3) All input and output logic voltage values are measured with respect to the GND1 logic side ground. Differential bus-side voltages are measured to the respective bus-side GND2 ground terminal.
- (4) Tested while connected between  $V_{CC2}$  and GND2.

## RECOMMENDED OPERATING CONDITIONS

|                   |  |          |  | MIN                | NOM | MAX  | UNIT |
|-------------------|--|----------|--|--------------------|-----|------|------|
| $V_{CC1}$         | Supply voltage, controller side                    |          |  | 3                  |     | 5.5  | V    |
| $V_{CC2}$         | Supply voltage, bus side                           |          |  | 4.75               | 5   | 5.25 | V    |
| $V_I$ or $V_{IC}$ | Voltage at bus pins (separately or common mode)    |          |  | –12 <sup>(1)</sup> |     | 12   | V    |
| $V_{IH}$          | High-level input voltage                           | TXD      |  | 2                  |     | 5.25 | V    |
| $V_{IL}$          | Low-level input voltage                            | TXD      |  | 0                  |     | 0.8  | V    |
| $V_{ID}$          | Differential input voltage                         |          |  | –7                 |     | 7    | V    |
| $I_{OH}$          | High-level output current                          | Driver   |  | –70                |     |      | mA   |
|                   |  | Receiver |  | –4                 |     |      |      |
| $I_{OL}$          | Low-level output current                           | Driver   |  |                    |     | 70   | mA   |
|                   |  | Receiver |  |                    |     | 4    |      |
| $T_J$             | Junction temperature (see THERMAL CHARACTERISTICS) |          |  | –55                |     | 125  | °C   |

- (1) The algebraic convention, in which the least positive (most negative) limit is designated as minimum is used in this data sheet.

## SUPPLY CURRENT

over recommended operating conditions (unless otherwise noted)

| PARAMETER |                          | TEST CONDITIONS                              | MIN                    | TYP <sup>(1)</sup> | MAX | UNIT |
|-----------|--------------------------|--|------------------------|--------------------|-----|------|
| $I_{CC1}$ | $V_{CC1}$ Supply current | $V_I = 0$ V or $V_{CC1}$ , $V_{CC1} = 3.3$ V |                        | 1                  | 2   | mA   |
|           |                          | $V_I = 0$ V or $V_{CC1}$ , $V_{CC1} = 5$ V   |                        | 2                  | 3   |      |
| $I_{CC2}$ | $V_{CC2}$ Supply current | Dominant                                     | $V_I = 0$ V, 60-Ω Load | 52                 | 73  | mA   |
|           |                          | Recessive                                    | $V_I = V_{CC1}$        | 8                  | 12  |      |

- (1) All typical values are at 25°C with  $V_{CC1} = V_{CC2} = 5$  V.

## DEVICE SWITCHING CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

| PARAMETER   |  | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-------------|--|-----------------|-----|-----|-----|------|
| $t_{loop1}$ | Total loop delay, driver input to receiver output, Recessive to Dominant | See Figure 9    | 112 | 150 | 210 | ns   |
| $t_{loop2}$ | Total loop delay, driver input to receiver output, Dominant to Recessive | See Figure 9    | 112 | 150 | 210 | ns   |

## DRIVER ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

| PARAMETER    |   | TEST CONDITIONS  | MIN  | TYP  | MAX   | UNIT              |   |
|--------------|---|--|--|------|-------|-------------------|---|
| $V_{O(D)}$   | Bus output voltage (Dominant)             | CANH   | See Figure 1 and Figure 2, $V_I = 0\text{ V}$ , $R_L = 60\Omega$ | 2.9  | 3.5   | 4.5               | V |
|              |   | CANL   |  | 0.8  | 1.2   | 1.5               |   |
| $V_{O(R)}$   | Bus output voltage (Recessive)            | See Figure 1 and Figure 2, $V_I = 2\text{ V}$ , $R_L = 60\Omega$                                     | 2  | 2.3  | 3     | V                 |   |
| $V_{OD(D)}$  | Differential output voltage (Dominant)    | See Figure 1, Figure 2 and Figure 3, $V_I = 0\text{ V}$ , $R_L = 60\Omega$                           | 1.5  |      | 3     | V                 |   |
|              |   | See Figure 1, Figure 2, and Figure 3 $V_I = 0\text{ V}$ , $R_L = 45\Omega$ , $V_{CC} > 4.8\text{ V}$ | 1.4  |      | 3     |                   |   |
| $V_{OD(R)}$  | Differential output voltage (Recessive)   | See Figure 1 and Figure 2, $V_I = 3\text{ V}$ , $R_L = 60\Omega$                                     | -0.12  |      | 0.012 | V                 |   |
|              |   | $V_I = 3\text{ V}$ , No Load   | -0.5   |      | 0.05  |                   |   |
| $V_{OC(D)}$  | Common-mode output voltage (Dominant)     | See Figure 8   | 2  | 2.3  | 3     | V                 |   |
| $V_{OC(pp)}$ | Peak-to-peak common-mode output voltage   |  |  | 0.3  |       |                   |   |
| $I_{IH}$     | High-level input current, TXD input       | $V_I$ at 2 V   |  |      | 5     | $\mu\text{A}$     |   |
| $I_{IL}$     | Low-level input current, TXD input        | $V_I$ at 0.8 V   | -5   |      |       | $\mu\text{A}$     |   |
| $I_{O(off)}$ | Power-off TXD leakage current             | $V_{CC1}$ , $V_{CC2}$ at 0 V, TXD at 5 V   |  |      | 10    | $\mu\text{A}$     |   |
| $I_{OS(ss)}$ | Short-circuit steady-state output current | See Figure 11, $V_{CANH} = -12\text{ V}$ , CANL Open   | -105   | -72  |       | mA                |   |
|              |   | See Figure 11, $V_{CANH} = 12\text{ V}$ , CANL Open  |  | 0.36 | 1     |                   |   |
|              |   | See Figure 11, $V_{CANL} = -12\text{ V}$ , CANH Open   | -1   | -0.5 |       |                   |   |
|              |   | See Figure 11, $V_{CANL} = 12\text{ V}$ , CANH Open  |  | 71   | 105   |                   |   |
| $C_O$        | Output capacitance                        | See receiver input capacitance   |  |      |       |                   |   |
| CMTI         | Common-mode transient immunity            | See Figure 13, $V_I = V_{CC}$ or 0 V   | 25   | 50   |       | kV/ $\mu\text{s}$ |   |

## DRIVER SWITCHING CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS                                  | MIN | TYP | MAX | UNIT          |
|-----------|--|--|-----|-----|-----|---------------|
| $t_{PLH}$ | Propagation delay time, recessive-to-dominant output | See Figure 4                                     | 31  | 74  | 110 | ns            |
| $t_{PHL}$ | Propagation delay time, dominant-to-recessive output |  | 25  | 44  | 75  |               |
| $t_r$     | Differential output signal rise time                 |  |     | 20  | 50  |               |
| $t_f$     | Differential output signal fall time                 |  |     | 20  | 50  |               |
| $t_{dom}$ | Dominant time-out                                    | $\downarrow C_L = 100\text{ pF}$ , See Figure 10 | 300 | 450 | 700 | $\mu\text{s}$ |

## RECEIVER ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

| PARAMETER         |  | TEST CONDITIONS  | MIN                   | TYP <sup>(1)</sup> | MAX | UNIT  |
|-------------------|--|--|-----------------------|--------------------|-----|-------|
| V <sub>IT+</sub>  | Positive-going bus input threshold voltage   | See <a href="#">Table 1</a>  |                       | 750                | 900 | mV    |
| V <sub>IT-</sub>  | Negative-going bus input threshold voltage   |  | 500                   | 650                | mV  |       |
| V <sub>hys</sub>  | Hysteresis voltage (V <sub>IT+</sub> – V <sub>IT-</sub> )                                    |  | 150                   | mV                 |     |       |
| V <sub>OH</sub>   | High-level output voltage with V <sub>CC</sub> = 5V  | I <sub>OH</sub> = –4 mA, See <a href="#">Figure 6</a>                  | V <sub>CC</sub> – 0.8 | 4.6                |     | V     |
|                   |  | I <sub>OH</sub> = –20 μA, See <a href="#">Figure 6</a>                 | V <sub>CC</sub> – 0.1 | 5                  |     |       |
| V <sub>OH</sub>   | High-level output voltage with V <sub>CC1</sub> = 3.3V                                       | I <sub>OL</sub> = 4 mA, See <a href="#">Figure 6</a>                   | V <sub>CC</sub> – 0.8 | 3.1                |     | V     |
|                   |  | I <sub>OL</sub> = 20 μA, See <a href="#">Figure 6</a>                  | V <sub>CC</sub> – 0.1 | 3.3                |     |       |
| V <sub>OL</sub>   | Low-level output voltage   | I <sub>OL</sub> = 4 mA, See <a href="#">Figure 6</a>                   |                       | 0.2                | 0.4 | V     |
|                   |  | I <sub>OL</sub> = 20 μA, See <a href="#">Figure 6</a>                  |                       | 0                  | 0.1 |       |
| C <sub>I</sub>    | Input capacitance to ground, (CANH or CANL)  | TXD at 3 V, V <sub>I</sub> = 0.4 sin(4E6πt) + 2.5V                     |                       | 6                  |     | pF    |
| C <sub>ID</sub>   | Differential input capacitance   | TXD at 3 V, V <sub>I</sub> = 0.4 sin(4E6πt)                            |                       | 3                  |     | pF    |
| R <sub>ID</sub>   | Differential input resistance  | TXD at 3 V   | 30                    |                    | 80  | kΩ    |
| R <sub>IN</sub>   | Input resistance (CANH or CANL)  | TXD at 3 V   | 15                    | 30                 | 40  | kΩ    |
| R <sub>I(m)</sub> | Input resistance matching<br>(1 – [R <sub>IN (CANH)</sub> / R <sub>IN (CANL)</sub> ]) × 100% | V <sub>CANH</sub> = V <sub>CANL</sub>                                  | –3%                   | 0%                 | 3%  |       |
| CMTI              | Common-mode transient immunity   | V <sub>I</sub> = V <sub>CC</sub> or 0 V, See <a href="#">Figure 13</a> | 25                    | 50                 |     | kV/μs |

(1) All typical values are at 25°C with V<sub>CC1</sub> = V<sub>CC2</sub> = 5V.

## RECEIVER SWITCHING CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

| PARAMETER        |   | TEST CONDITIONS                          | MIN  | TYP | MAX | UNIT |
|------------------|---|--|--|-----|-----|------|
| t <sub>PLH</sub> | Propagation delay time, low-to-high-level output    | TXD at 3 V, See <a href="#">Figure 6</a> | 66   | 90  | 130 | ns   |
| t <sub>PHL</sub> | Propagation delay time, high-to-low-level output    |  | 51   | 80  | 105 |      |
| t <sub>r</sub>   | Output signal rise time                             |  | 3  | 6   |     |      |
| t <sub>f</sub>   | Output signal fall time                             |  | 3  | 6   |     |      |
| t <sub>fs</sub>  | Failsafe output delay time from bus-side power loss |  | V <sub>CC1</sub> at 5 V, See <a href="#">Figure 12</a> |     | 6   |      |

PARAMETER MEASUREMENT INFORMATION




Figure 1. Driver Voltage, Current and Test Definitions




Figure 2. Bus Logic State Voltage Definitions






Figure 3. Driver  $V_{OD}$  with Common-mode Loading Test Circuit



- A. The input pulse is supplied by a generator having the following characteristics: PRR ≤ 125 kHz, 50% duty cycle,  $t_r \leq 6$  ns,  $t_f \leq 6$  ns,  $Z_O = 50\Omega$ .
- B.  $C_L$  includes instrumentation and fixture capacitance within ±20%.

Figure 4. Driver Test Circuit and Voltage Waveforms





Figure 5. Receiver Voltage and Current Definitions

PARAMETER MEASUREMENT INFORMATION (continued)




- A. The input pulse is supplied by a generator having the following characteristics: PRR ≤ 125 kHz, 50% duty cycle,  $t_r \leq 6$  ns,  $t_f \leq 6$  ns,  $Z_O = 50\Omega$ .
- B.  $C_L$  includes instrumentation and fixture capacitance within ±20%.

Figure 6. Receiver Test Circuit and Voltage Waveforms

Table 1. Differential Input Voltage Threshold Test

| INPUT      |            |            | OUTPUT |          |
|------------|------------|------------|--------|----------|
| $V_{CANH}$ | $V_{CANL}$ | $ V_{ID} $ | R      |          |
| -11.1 V    | -12 V      | 900 mV     | L      | $V_{OL}$ |
| 12 V       | 11.1 V     | 900 mV     | L      |          |
| -6 V       | -12 V      | 6 V        | L      |          |
| 12 V       | 6 V        | 6 V        | L      |          |
| -11.5 V    | -12 V      | 500 mV     | H      | $V_{OH}$ |
| 12 V       | 11.5 V     | 500 mV     | H      |          |
| -12 V      | -6 V       | -6 V       | H      |          |
| 6 V        | 12 V       | -6 V       | H      |          |
| Open       | Open       | X          | H      |          |



The waveforms of the applied transients are in accordance with ISO 7637 part 1, test pulses 1, 2, 3a, and 3b.

Figure 7. Transient Over-Voltage Test Circuit




Figure 8. Peak-to-Peak Output Voltage Test Circuit and Waveform





Figure 9.  $t_{LOOP}$  Test Circuit and Voltage Waveforms



- A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  125 kHz, 50% duty cycle,  $t_r \leq$  6 ns,  $t_f \leq$  6 ns,  $Z_0 = 50\Omega$ .
- B.  $C_L$  includes instrumentation and fixture capacitance within  $\pm 20\%$ .

Figure 10. Dominant Timeout Test Circuit and Voltage Waveforms




Figure 11. Driver Short-Circuit Current Test Circuit and Waveforms




Figure 12. Failsafe Delay Time Test Circuit and Voltage Waveforms






Figure 13. Common-Mode Transient Immunity Test Circuit




Figure 14. Electromagnetic Emissions Measurement Setup

## DEVICE INFORMATION

### FUNCTION TABLE<sup>(1)</sup>

| DRIVER           |         |      |           | RECEIVER  |               |           |
|------------------|---------|------|-----------|---|---------------|-----------|
| INPUTS           | OUTPUTS |      | BUS STATE | DIFFERENTIAL INPUTS<br>$V_{ID} = \text{CANH} - \text{CANL}$ | OUTPUT<br>RXD | BUS STATE |
| TXD              | CANH    | CANL |           |   |               |           |
| L <sup>(2)</sup> | H       | L    | DOMINANT  | $V_{ID} \geq 0.9 \text{ V}$                                 | L             | DOMINANT  |
| H                | Z       | Z    | RECESSIVE | $0.5 \text{ V} < V_{ID} < 0.9 \text{ V}$                    | ?             | ?         |
| Open             | Z       | Z    | RECESSIVE | $V_{ID} \leq 0.5 \text{ V}$                                 | H             | RECESSIVE |
| X                | Z       | Z    | RECESSIVE | Open  | H             | RECESSIVE |

(1) H = high level; L = low level; X = irrelevant; ? = indeterminate; Z = high impedance

(2) Logic low pulses to prevent dominant time-out.

## DEVICE INFORMATION

### ISOLATOR CHARACTERISTICS <sup>(1)</sup> <sup>(2)</sup>

over recommended operating conditions (unless otherwise noted)

| PARAMETER       |   | TEST CONDITIONS   | MIN   | TYP               | MAX | UNIT |
|-----------------|---|---|-------|-------------------|-----|------|
| L(I01)          | Minimum air gap (Clearance)               | Shortest terminal to terminal distance through air  | 6.1   |                   |     | mm   |
| L(I02)          | Minimum external tracking (Creepage)      | Shortest terminal to terminal distance across the package surface   | 6.8   |                   |     | mm   |
| L(I01)          | Minimum air gap (Clearance)               | Shortest terminal to terminal distance through air  | 8.34  |                   |     | mm   |
| L(I02)          | Minimum external tracking (Creepage)      | Shortest terminal to terminal distance across the package surface   | 8.10  |                   |     | mm   |
|                 | Minimum Internal Gap (Internal Clearance) | Distance through the insulation   | 0.008 |                   |     | mm   |
| R <sub>IO</sub> | Isolation resistance                      | Input to output, V <sub>IO</sub> = 500 V, all pins on each side of the barrier tied together creating a two-terminal device, T <sub>amb</sub> < 100°C |       | >10 <sup>12</sup> |     | Ω    |
|                 |   | Input to output V <sub>IO</sub> = 500 V, 100°C ≤ T <sub>amb</sub> ≤ T <sub>amb max</sub>  |       | >10 <sup>11</sup> |     | Ω    |
| C <sub>IO</sub> | Barrier capacitance                       | V <sub>I</sub> = 0.4 sin (4E6πt)  |       | 1.9               |     | pF   |
| C <sub>I</sub>  | Input capacitance to ground               | V <sub>I</sub> = 0.4 sin (4E6πt)  |       | 1.3               |     | pF   |

- Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed circuit board do not reduce this distance.
- Creepage and clearance on a printed circuit board become equal according to the measurement techniques shown in the Isolation Glossary. Techniques such as inserting grooves and/or ribs on a printed circuit board are used to help increase these specifications.

### IEC SAFETY LIMITING VALUES

safety limiting intends to prevent potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the IO can allow low resistance to ground or the supply and, without current limiting dissipate sufficient power to overheat the die and damage the isolation barrier potentially leading to secondary system failures.

| PARAMETER      |   | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|----------------|---|-----------------|-----|-----|-----|------|
| I <sub>S</sub> | Safety input, output, or supply current | SOIC-8          |     |     | 124 | mA   |
|                |   |                 |     |     | 190 |      |
| T <sub>S</sub> | Maximum case temperature                | SOIC-8          |     |     | 150 | °C   |

The safety-limiting constraint is the absolute maximum junction temperature specified in the absolute maximum ratings table. The power dissipation and junction-to-air thermal impedance of the device installed in the application hardware determines the junction temperature. The assured junction-to-air thermal resistance in the Thermal Characteristics table is that of a device installed in the JESD51-3, Low Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages and is conservative. The power is the recommended maximum input voltage times the current. The junction temperature is then the ambient temperature plus the power times the junction-to-air thermal resistance.

### REGULATORY INFORMATION

| VDE                                  | CSA  | UL   |
|--------------------------------------|--|--|
| Certified according to IEC 60747-5-2 | Approved under CSA Component Acceptance Notice | Recognized under 1577 Component Recognition Program <sup>(1)</sup> |
| File Number: pending                 | File Number: pending                           | File Number: pending   |

- Production tested ≥ 3000 VRMS for 1 second in accordance with UL 1577.

## THERMAL CHARACTERISTICS


over recommended operating conditions (unless otherwise noted)

| PARAMETER               |   | TEST CONDITIONS   | MIN | TYP  | MAX | UNIT |
|-------------------------|---|---|-----|------|-----|------|
| $\theta_{JA}$           | Junction-to-air                             | Low-K Thermal Resistance <sup>(1)</sup>   |     | 120  |     | °C/W |
|                         |   | High-K Thermal Resistance   |     | 73.3 |     | °C/W |
| $\theta_{JB}$           | Junction-to-board thermal resistance        | Low-K Thermal Resistance  |     | 10.2 |     | °C/W |
| $\theta_{JC}$           | Junction-to-case thermal resistance         | Low-K Thermal Resistance  |     | 14.5 |     | °C/W |
| $P_D$                   | Device power dissipation                    | $V_{CC1}=5.5V$ , $V_{CC2}=5.25V$ , $T_A=105^\circ C$ , $R_L=60\Omega$ ,<br>TXD input is a 500kHz 50% duty-cycle square wave |     |      | 200 | mW   |
| $T_{j\text{ shutdown}}$ | Thermal shutdown temperature <sup>(2)</sup> |   |     | 190  |     | °C   |

(1) Tested in accordance with the Low-K or High-K thermal metric definitions of EIA/JESD51-3 for leaded surface mount packages.

(2) Extended operation in thermal shutdown may affect device reliability.

EQUIVALENT I/O SCHEMATICS



TYPICAL CHARACTERISTICS




Figure 15.




Figure 16.




Figure 17.




Figure 18.

TYPICAL CHARACTERISTICS (continued)




Figure 19.




Figure 20.

## APPLICATION INFORMATION

### DOMINANT TIME-OUT

A dominant time-out circuit in the ISO1050 prevents the driver from blocking network communications if a local controller fault occurs. The time-out circuit is triggered by a falling edge on TXD. If no rising edge occurs on TXD before the time-out of the circuits expires, the driver is disabled to prevent the local node from continuously transmitting a Dominant bit. If a rising edge occurs on TXD, commanding a Recessive bit, the timer will be reset and the driver will be re-enabled. The time-out value is set so that normal CAN communication will not cause the Dominant time-out circuit to expire.

### FAILSAFE


If the bus-side power supply  $V_{cc2}$  is lower than about 2.7V, the power shutdown circuits in the ISO1050 will disable the transceiver to prevent spurious transitions due to an unstable supply. If  $V_{cc1}$  is still active when this occurs, the receiver output will go to a failsafe HIGH value in about 6 microseconds.

### THERMAL SHUTDOWN

The ISO1050 has an internal thermal shutdown circuit that turns off the driver outputs when the internal temperature becomes too high for normal operation. This shutdown circuit prevents catastrophic failure due to short-circuit faults on the bus lines. If the device cools sufficiently after thermal shutdown, it will automatically re-enable, and may again rise in temperature if the bus fault is still present. Prolonged operation with thermal shutdown conditions may affect device reliability.

DUB (R-PDSO-G8)

PLASTIC SMALL-OUTLINE



- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ANSI Y14.5 M-1982.
  - B. This drawing is subject to change without notice.
  - C. Dimensions do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.254mm.



## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

### Products

|                             |  |
|-----------------------------|--|
| Amplifiers                  | <a href="http://amplifier.ti.com">amplifier.ti.com</a>             |
| Data Converters             | <a href="http://dataconverter.ti.com">dataconverter.ti.com</a>     |
| DLP® Products               | <a href="http://www.dlp.com">www.dlp.com</a>                       |
| DSP                         | <a href="http://dsp.ti.com">dsp.ti.com</a>                         |
| Clocks and Timers           | <a href="http://www.ti.com/clocks">www.ti.com/clocks</a>           |
| Interface                   | <a href="http://interface.ti.com">interface.ti.com</a>             |
| Logic                       | <a href="http://logic.ti.com">logic.ti.com</a>                     |
| Power Mgmt                  | <a href="http://power.ti.com">power.ti.com</a>                     |
| Microcontrollers            | <a href="http://microcontroller.ti.com">microcontroller.ti.com</a> |
| RFID                        | <a href="http://www.ti-rfid.com">www.ti-rfid.com</a>               |
| RF/IF and ZigBee® Solutions | <a href="http://www.ti.com/lprf">www.ti.com/lprf</a>               |

### Applications

|                    |  |
|--------------------|--|
| Audio              | <a href="http://www.ti.com/audio">www.ti.com/audio</a>                   |
| Automotive         | <a href="http://www.ti.com/automotive">www.ti.com/automotive</a>         |
| Broadband          | <a href="http://www.ti.com/broadband">www.ti.com/broadband</a>           |
| Digital Control    | <a href="http://www.ti.com/digitalcontrol">www.ti.com/digitalcontrol</a> |
| Medical            | <a href="http://www.ti.com/medical">www.ti.com/medical</a>               |
| Military           | <a href="http://www.ti.com/military">www.ti.com/military</a>             |
| Optical Networking | <a href="http://www.ti.com/opticalnetwork">www.ti.com/opticalnetwork</a> |
| Security           | <a href="http://www.ti.com/security">www.ti.com/security</a>             |
| Telephony          | <a href="http://www.ti.com/telephony">www.ti.com/telephony</a>           |
| Video & Imaging    | <a href="http://www.ti.com/video">www.ti.com/video</a>                   |
| Wireless           | <a href="http://www.ti.com/wireless">www.ti.com/wireless</a>             |

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2009, Texas Instruments Incorporated