No External Programming Voltage Needed Programmable Code Protection by Security

 MSP430FG42x0 Family Members Include: MSP430FG4250: 16KB+256B Flash Memory 256B RAM MSP430FG4260: 24KB+256B Flash Memory 256B RAM MSP430FG4270: 32KB+256B Flash Memory 256B RAM

 For Complete Module Descriptions, See *MSP430x4xx Family User's Guide***, Literature Number SLAU056**

 For Additional Device Information, See *MSP430FG42x0 Device Erratasheet,*

Literature Number SLAZ038

 Integrated LCD Driver With Contrast Control for up to 56 Segments

Serial Onboard Programming,

SLAS556A − JULY 2007 − REVISED AUGUST 2007

- \bullet **Low Supply-Voltage Range, 1.8 V to 3.6 V**
- \bullet **Ultralow-Power Consumption: Active Mode: 250** μ**A at 1 MHz, 2.2 V Standby Mode: 1.1** μ**A Off Mode (RAM Retention): 0.1** μ**A**
- \bullet **Five Power Saving Modes**
- \bullet **Wake-Up From Standby Mode in Less Than 6** μ**s**
- \bullet **16-Bit RISC Architecture, 125-ns Instruction Cycle Time**
- \bullet **16-Bit Sigma-Delta A/D Converter With Internal Reference and Five Differential Analog Inputs**
- \bullet **12-Bit D/A Converter**
- \bullet **Two Configurable Operational Amplifiers**
- \bullet **16-Bit Timer_A With Three Capture/Compare Registers**
- \bullet **Brownout Detector**
- \bullet **Bootstrap Loader**

description

The Texas Instruments MSP430 family of ultralow-power microcontrollers consist of several devices featuring different sets of peripherals targeted for various applications. The architecture, combined with five low-power modes, is optimized to achieve extended battery life in portable measurement applications. The device features a powerful 16-bit RISC CPU, 16-bit registers, and constant generators that contribute to maximum code efficiency. The digitally controlled oscillator (DCO) allows wake-up from low-power modes to active mode in less than 6 μs.

 \bullet

 \bullet

 \bullet

 \bullet

 \bullet

Fuse

The MSP430FG42x0 is a microcontroller configuration with a 16-bit timer, a high-performance 16-bit sigma-delta A/D converter, 12-bit D/A converter, two configurable operational amplifiers, 32 I/O pins, and a liquid crystal display driver.

Typical applications for this device include analog and digital sensor systems, digital motor control, remote controls, thermostats, digital timers, hand-held meters, etc.

AVAILABLE OPTIONS

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications. These devices have limited built-in ESD protection.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all para

Copyright © 2007, Texas Instruments Incorporated

SLAS556A − JULY 2007 − REVISED AUGUST 2007

pin designation, DL package

SLAS556A − JULY 2007 − REVISED AUGUST 2007

pin designation, RGZ package

SLAS556A − JULY 2007 − REVISED AUGUST 2007

functional block diagram

SLAS556A − JULY 2007 − REVISED AUGUST 2007

Terminal Functions

SLAS556A − JULY 2007 − REVISED AUGUST 2007

Terminal Functions (Continued)

SLAS556A − JULY 2007 − REVISED AUGUST 2007

short-form description

CPU

The MSP430 CPU has a 16-bit RISC architecture that is highly transparent to the application. All operations, other than program-flow instructions, are performed as register operations in conjunction with seven addressing modes for source operand and four addressing modes for destination operand.

The CPU is integrated with 16 registers that provide reduced instruction execution time. The register-to-register operation execution time is one cycle of the CPU clock.

Four of the registers, R0 to R3, are dedicated as program counter, stack pointer, status register, and constant generator respectively. The remaining registers are general-purpose registers.

Peripherals are connected to the CPU using data, address, and control buses, and can be handled with all instructions.

instruction set

The instruction set consists of 51 instructions with three formats and seven address modes. Each instruction can operate on word and byte data. Table 1 shows examples of the three types of instruction formats. Table 2 lists the address modes.

Table 1. Instruction Word Formats

Table 2. Address Mode Descriptions

NOTE: $S = source$ $D = destination$

SLAS556A − JULY 2007 − REVISED AUGUST 2007

operating modes

The MSP430 has one active mode and five software selectable low-power modes of operation. An interrupt event can wake up the device from any of the five low-power modes, service the request, and restore back to the low-power mode on return from the interrupt program.

The following six operating modes can be configured by software:

- \bullet Active mode (AM)
	- − All clocks are active
- \bullet Low-power mode 0 (LPM0)
	- − CPU is disabled ACLK and SMCLK remain active, MCLK is available to modules FLL+ loop control remains active
- \bullet Low-power mode 1 (LPM1)
	- − CPU is disabled ACLK and SMCLK remain active, MCLK is available to modules FLL+ loop control is disabled
- \bullet Low-power mode 2 (LPM2)
	- − CPU is disabled MCLK, FLL+ loop control, and DCOCLK are disabled DCO's dc-generator remains enabled ACLK remains active
- \bullet Low-power mode 3 (LPM3)
	- − CPU is disabled MCLK, FLL+ loop control, and DCOCLK are disabled DCO's dc-generator is disabled ACLK remains active
- \bullet Low-power mode 4 (LPM4)
	- − CPU is disabled ACLK is disabled MCLK, FLL+ loop control, and DCOCLK are disabled DCO's dc-generator is disabled Crystal oscillator is stopped

SLAS556A − JULY 2007 − REVISED AUGUST 2007

interrupt vector addresses

The interrupt vectors and the power-up starting address are located in the address range 0FFFFh to 0FFE0h. The vector contains the 16-bit address of the appropriate interrupt-handler instruction sequence.

NOTES: 1. Multiple source flags

2. Interrupt flags are located in the module.

3. (Non)maskable: the individual interrupt-enable bit can disable an interrupt event, but the general-interrupt enable cannot disable it.

4. A reset is generated if the CPU tries to fetch instructions from within the module register memory address range (0h−01FFh) or from within unused address ranges (MSP430FG4270, MSP430FG4260: from 0300h to 0BFFh and from 01100h to 07FFFh, MSP430FG4250: from 0300h to 0BFFh and from 01100h to 0BFFFh).

SLAS556A − JULY 2007 − REVISED AUGUST 2007

special function registers (SFRs)

The MSP430 SFRs are located in the lowest address space and are organized as byte-mode registers. SFRs should be accessed with byte instructions.

interrupt enable registers 1 and 2

BTIFG: Basic timer flag

SLAS556A − JULY 2007 − REVISED AUGUST 2007

 rw–(0,1):

Bit Can Be Read and Written. It Is Reset or Set by POR. SFR Bit Not Present in Device

memory organization

bootstrap loader (BSL)

The MSP430 BSL enables users to program the flash memory or RAM using a UART serial interface. Access to the MSP430 memory via the BSL is protected by user-defined password. For complete description of the features of the BSL and its implementation, see the application report *Features of the MSP430 Bootstrap Loader*, literature number SLAA089.

SLAS556A − JULY 2007 − REVISED AUGUST 2007

flash memory

The flash memory can be programmed via the JTAG port, the bootstrap loader, or in-system by the CPU. The CPU can perform single-byte and single-word writes to the flash memory. Features of the flash memory include:

- \bullet Flash memory has n segments of main memory and two segments of information memory (A and B) of 128 bytes each. Each segment in main memory is 512 bytes in size.
- \bullet Segments 0 to n may be erased in one step, or each segment may be individually erased.
- \bullet Segments A and B can be erased individually, or as a group with segments 0 to n. Segments A and B are also called *information memory.*
- \bullet New devices may have some bytes programmed in the information memory (needed for test during manufacturing). The user should perform an erase of the information memory prior to the first use.

peripherals

Peripherals are connected to the CPU through data, address, and control buses and can be handled using all instructions. For complete module descriptions, refer to the *MSP430x4xx Family User's Guide*, literature number SLAU056.

oscillator and system clock

The clock system in the MSP430FG42x0 family of devices is supported by the FLL+ module, which includes support for a 32768-Hz watch crystal oscillator, an internal digitally-controlled oscillator (DCO) and a high-frequency crystal oscillator. The FLL+ clock module is designed to meet the requirements of both low system cost and low-power consumption. The FLL+ features digital frequency locked loop (FLL) hardware that, in conjunction with a digital modulator, stabilizes the DCO frequency to a programmable multiple of the watch crystal frequency. The internal DCO provides a fast turn-on clock source and stabilizes in less than 6 μs. The FLL+ module provides the following clock signals:

- \bullet Auxiliary clock (ACLK), sourced from a 32768-Hz watch crystal or a high-frequency crystal
- \bullet Main clock (MCLK), the system clock used by the CPU
- \bullet Sub-Main clock (SMCLK), the sub-system clock used by the peripheral modules
- \bullet ACLK/n, the buffered output of ACLK, ACLK/2, ACLK/4, or ACLK/8

brownout

The brownout circuit is implemented to provide the proper internal reset signal to the device during power-on and power-off. The CPU begins code execution after the brownout circuit releases the device reset. However, V_{CC} may not have ramped to $V_{\text{CC}(min)}$ at that time. The user must ensure the default FLL+ settings are not changed until V_{CC} reaches $V_{CC(min)}$.

digital I/O

There are four 8-bit I/O ports implemented—ports P1, P2, P5, and P6:

- \bullet All individual I/O bits are independently programmable.
- \bullet Any combination of input, output, and interrupt conditions is possible.
- \bullet Edge-selectable interrupt input capability for all the eight bits of ports P1 and P2.
- \bullet Read/write access to port-control registers is supported by all instructions.

Basic Timer1

Basic Timer1 has two independent 8-bit timers that can be cascaded to form a 16-bit timer/counter. Both timers can be read and written by software. Basic Timer1 can be used to generate periodic interrupts.

LCD driver with regulated charge pump

The LCD_A driver generates the segment and common signals required to drive an LCD display. The LCD_A controller has dedicated data memory to hold segment drive information. Common and segment signals are generated as defined by the mode. Static, 2−MUX, 3−MUX, and 4−MUX LCDs are supported by this peripheral. The module can provide a LCD voltage independent of the supply voltage via an integrated charge pump. Furthermore, it is possible to control the level of the LCD voltage and thus contrast in software.

watchdog timer

The primary function of the watchdog timer (WDT+) module is to perform a controlled system restart after a software problem occurs. If the selected time interval expires, a system reset is generated. If the watchdog function is not needed in an application, the module can be configured as an interval timer and can generate interrupts at selected time intervals.

SLAS556A − JULY 2007 − REVISED AUGUST 2007

Timer_A3

Timer_A3 is a 16-bit timer/counter with three capture/compare registers. Timer_A3 can support multiple capture/compares, PWM outputs, and interval timing. Timer_A3 also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

SD16_A

The SD16_A module supports 16-bit analog-to-digital conversions. The module implements a 16-bit sigma-delta core and reference generator. In addition to external analog inputs, an internal V_{CC} sense and temperature sensor are also available.

DAC12

The DAC12 module is a 12-bit, R-ladder, voltage output DAC. The DAC12 may be used in 8- or 12-bit mode.

operational amplifier (OA)

The MSP430FG42x0 has two configurable low-current general-purpose operational amplifiers. Each OA input and output terminal is software-selectable and offers a flexible choice of connections for various applications. The OAs primarily support front-end analog signal conditioning prior to analog-to-digital conversion.

SLAS556A − JULY 2007 − REVISED AUGUST 2007

peripheral file map

SLAS556A − JULY 2007 − REVISED AUGUST 2007

peripheral file map (continued)

SLAS556A − JULY 2007 − REVISED AUGUST 2007

absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltages referenced to V_{SS.} The JTAG fuse-blow voltage, V_{FB}, is allowed to exceed the absolute maximum rating. The voltage is applied to the TDI/TCLK pin when blowing the JTAG fuse.

recommended operating conditions

NOTES: 1. It is recommended to power AV_{CC} and DV_{CC} from the same source. A maximum difference of 0.3 V between AV_{CC} and DV_{CC} can be tolerated during power up and operation.

2. In LF mode, the LFXT1 oscillator requires a watch crystal. In XT1 mode, LFXT1 accepts a ceramic resonator or a crystal.

Figure 1. Frequency vs Supply Voltage, Typical Characteristic

SLAS556A − JULY 2007 − REVISED AUGUST 2007

electrical characteristics over recommended operating free-air temperature (unless otherwise noted)

supply current into AV_{CC} + DV_{CC} excluding external current

NOTES: 1. Timer_A is clocked by $f_{(DCOCLK)} = f_{(DCO)} = 1$ MHz. All inputs are tied to 0 V or to V_{CC}. Outputs do not source or sink any current. 2. All inputs are tied to 0 \overline{V} or to V_{CC} . Outputs do not source or sink any current.

3. The LPM3 currents are characterized with a Micro Crystal CC4V−T1A (9 pF) crystal and OSCCAPx = 01h.

4. Current for brownout included.

current consumption of active mode versus system frequency

 $I_{(AM)} = I_{(AM)}$ [1 MHz] \times f_(System) [MHz]

current consumption of active mode versus supply voltage

 $I_{(AM)} = I_{(AM) [3 V]} + 175 \mu A/V \times (V_{CC} - 3 V)$

SLAS556A − JULY 2007 − REVISED AUGUST 2007

electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued)

Schmitt-trigger inputs − Ports P1, P2, P5, and P6; RST/NMI; JTAG: TCK, TMS, TDI/TCLK, TDO/TDI

inputs Px.x, TAx

NOTES: 1. The external signal sets the interrupt flag every time the minimum $t_{(int)}$ parameters are met. It may be set even with trigger signals shorter than $t_{(int)}$.

leakage current − ports P1, P2, P5, and P6 (see Note 1)

NOTES: 1. The leakage current is measured with V_{SS} or V_{CC} applied to the corresponding pin(s), unless otherwise noted.

2. The port pin must be selected as input.

SLAS556A − JULY 2007 − REVISED AUGUST 2007

electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued)

outputs − ports P1, P2, P5, and P6

NOTES: 1. The maximum total current, $I_{OH(max)}$ and $I_{OL(max)}$, for all outputs combined, should not exceed ± 12 mA to satisfy the maximum specified voltage drop.

2. The maximum total current, $I_{OH(max)}$ and $I_{OL(max)}$, for all outputs combined, should not exceed ± 48 mA to satisfy the maximum specified voltage drop.

output frequency

SLAS556A − JULY 2007 − REVISED AUGUST 2007

electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued)

outputs − ports P1, P2, P5, and P6 (continued)

SLAS556A − JULY 2007 − REVISED AUGUST 2007

electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued)

wake-up LPM3

RAM

NOTE 1: This parameter defines the minimum supply voltage when the data in program memory RAM remain unchanged. No program execution should take place during this supply voltage condition.

LCD_A

NOTES: 1. Enabling the internal charge pump with an external capacitor smaller than the minimum specified might damage the device.

2. Refer to the supply current specifications $I_{(LPM3)}$ for additional current specifications with the LCD_A module active.

3. Connecting an actual display will increase the current consumption depending on the size of the LCD.

SLAS556A − JULY 2007 − REVISED AUGUST 2007

electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued)

POR/brownout reset (BOR) (see Note 1)

NOTES: 1. The current consumption of the brownout module is already included in the I_{CC} current consumption data. The voltage level $V_{(B_1T_-)} + V_{hys(B_1T_-)}$ is ≤ 1.8V.

2. During power up, the CPU begins code execution following a period of t_{d(BOR)} after V_{CC} = V_(B_IT−) + V_{hys(B_IT−)}. The default FLL+ settings must not be changed until V $_{\rm CC}$ \ge V $_{\rm CC(min)}$, where V $_{\rm CC(min)}$ is the minimum supply voltage for the desired operating frequency. See the *MSP430x4xx Family User's Guide* (SLAU056) for more information on the brownout.

typical characteristics

SLAS556A − JULY 2007 − REVISED AUGUST 2007

electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued)

typical characteristics (continued)

Figure 8. V_{CC(drop)} Level With a Triangle Voltage Drop to Generate a POR/Brownout Signal

SLAS556A − JULY 2007 − REVISED AUGUST 2007

electrical characteristics over recommended operating free-air temperature (unless otherwise noted)

DCO

Figure 9. DCO Frequency vs Supply Voltage V_{CC} and vs Ambient Temperature

SLAS556A − JULY 2007 − REVISED AUGUST 2007

electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued)

Figure 11. Five Overlapping DCO Ranges Controlled by FN_x Bits

SLAS556A − JULY 2007 − REVISED AUGUST 2007

electrical characteristics over recommended operating free-air temperature (unless otherwise noted)

crystal oscillator, LFXT1 oscillator (see Notes 1 and 2)

NOTES: 1. The parasitic capacitance from the package and board may be estimated to be 2 pF. The effective load capacitor for the crystal is $(C_{XIN} \times C_{XOUT})$ / $(C_{XIN} + C_{XOUT})$. This is independent of XTS_FLL.

2. To improve EMI on the low-power LFXT1 oscillator, particularly in the LF mode (32 kHz), the following guidelines should be observed.

− Keep as short of a trace as possible between the 'FG42x0 and the crystal.

− Design a good ground plane around the oscillator pins.

− Prevent crosstalk from other clock or data lines into oscillator pins XIN and XOUT.

− Avoid running PCB traces underneath or adjacent to the XIN and XOUT pins.

− Use assembly materials and praxis to avoid any parasitic load on the oscillator XIN and XOUT pins.

− If conformal coating is used, ensure that it does not induce capacitive/resistive leakage between the oscillator pins.

− Do not route the XOUT line to the JTAG header to support the serial programming adapter as shown in other documentation. This signal is no longer required for the serial programming adapter.

3. Applies only when using an external logic-level clock source. XTS_FLL must be set. Not applicable when using a crystal or resonator.

4. External capacitance is recommended for precision real-time clock applications, OSCCAPx = 0h.

SLAS556A − JULY 2007 − REVISED AUGUST 2007

electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued)

SD16_A, power supply and recommended operating conditions

SD16_A, input range

NOTES: 1. The analog input range depends on the reference voltage applied to V_{REF} If V_{REF} is sourced externally, the full-scale range is defined by V_{FSR+} = +(V_{REF}/2)/GAIN and V_{FSR−} = −(V_{REF}/2)/GAIN. The analog input range should not exceed 80% of V_{FSR+} or V_{FSR−}.

SLAS556A − JULY 2007 − REVISED AUGUST 2007

electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued)

SD16_A, performance (f_{SD16} = 30kHz, SD16REFON = 1, SD16BUFx = 01)

NOTES: 1. Calculated using the box method: (MAX(-40...85°C) - MIN(-40...85°C))/MIN(-40...85°C)/(85C - (-40°C))

2. Calculated using the box method: (MAX(2.5...3.6V) − MIN(2.5...3.6V))/MIN(2.5...3.6V)/(3.6V − 2.5V)

$SD16_A$, performance $(f_{SD16} = 1$ MHz, SD16OSRx = 256, SD16REFON = 1, SD16BUFx = 00)

SLAS556A − JULY 2007 − REVISED AUGUST 2007

electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued)

SD16_A, temperature sensor

NOTES: 1. The following formula can be used to calculate the temperature sensor output voltage:

 $V_{\text{Sensor,typ}} = TC_{\text{Sensor}} (273 + T [°C]) + V_{\text{Offset,sensor}} [mV]$

2. Results based on characterization and/or production test, not TC_{Sensor} or V_{Offset,sensor}.

SD16_A, built-in voltage reference

NOTES: 1. There is no capacitance required on V_{REF}. However, a capacitance of at least 100nF is recommended to reduce any reference voltage noise.

SD16_A, reference output buffer

SD16_A, external reference input

SLAS556A − JULY 2007 − REVISED AUGUST 2007

electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued)

12-bit DAC, supply specifications

NOTES: 1. No load at the output pin assuming that the control bits for the shared pins are set properly.

2. Current into reference terminals not included. If DAC12IR = 1 current flows through the input divider; see Reference Input specifications.

3. PSRR = $20 \times \log{\{\Delta}AV_{CC}/\Delta V_{DAC12_XOUT\}}$.

4. V_{REF} is applied externally. The internal reference is not used.

SLAS556A − JULY 2007 − REVISED AUGUST 2007

electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued)

12-bit DAC, linearity specifications (see Figure 12)

NOTES: 1. Parameters calculated from the best-fit curve from 0x0A to 0xFFF. The best-fit curve method is used to deliver coefficients "a" and

"b" of the first order equation: $y = a + b*x$. $V_{DAC12_XOUT} = E_0 + (1 + E_G) * (V_{REF,DAC12}/4095) * DAC12_XDATA$, DAC12IR = 1.

2. The offset calibration works on the output operational amplifier. Offset calibration is triggered setting bit DAC12CALON.

3. The offset calibration can be done if DAC12AMPx = {2, 3, 4, 5, 6, 7}. The output operational amplifier is switched off with $DAC12AMPx = \{0, 1\}$. It is recommended that the DAC12 module be configured prior to initiating calibration. Port activity during calibration may effect accuracy and is not recommended.

Figure 12. Linearity Test Load Conditions and Gain/Offset Definition

SLAS556A − JULY 2007 − REVISED AUGUST 2007

electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued)

12-bit DAC, linearity specifications (continued)

SLAS556A − JULY 2007 − REVISED AUGUST 2007

electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued)

12-bit DAC, output specifications

NOTES: 1. Data is valid after the offset calibration of the output amplifier.

Figure 15. DAC12_x Output Resistance Tests

SLAS556A − JULY 2007 − REVISED AUGUST 2007

electrical characteristics over recommended operating free-air temperature (unless otherwise noted)

12-bit DAC, reference input specifications

NOTES: 1. For a full-scale output, the reference input voltage can be as high as 1/3 of the maximum output voltage swing (AV_{CC}) .

2. The maximum voltage applied at reference input voltage terminal V_{REF} = $[AV_{CC} - V_{E(O)}] / [3*(1 + E_G)].$

3. For a full-scale output, the reference input voltage can be as high as the maximum output voltage swing (AV_{CC}) .

4. The maximum voltage applied at reference input voltage terminal V_{REF} = $[AV_{CC} - V_{E(O)}]/(1 + E_G)$.

12-bit DAC, dynamic specifications, $V_{REE, DAC12} = AV_{CC}$, DAC12IR = 1 (see Figure 16 and [Figure 17](#page-36-0))

NOTES: 1. R_{Load} and C_{Load} connected to AV_{SS} (not $AV_{CC}/2$) in Figure 16.

2. Slew rate applies to output voltage steps ≥ 200mV.

Figure 16. Settling Time and Glitch Energy Testing

SLAS556A − JULY 2007 − REVISED AUGUST 2007

electrical characteristics over recommended operating free-air temperature (unless otherwise noted)

Figure 17. Slew Rate Testing

NOTES: 1. $R_{LOAD} = 3 k\Omega$, $C_{LOAD} = 100 pF$

Figure 18. Test Conditions for 3-dB Bandwidth Specification

SLAS556A − JULY 2007 − REVISED AUGUST 2007

electrical characteristics over recommended operating free-air temperature (unless otherwise noted)

operational amplifier OA, supply specifications

NOTES: 1. P6SEL. $x = 1$ or SD16AE. $x = 1$ for each corresponding pin when used in OA input or OA output mode.

operational amplifier OA, input/output specifications

NOTES: 1. ESD damage can degrade input current leakage.

2. The input bias current is overridden by the input leakage current.

3. Characterized and calculated using the box method, not production tested.

SLAS556A − JULY 2007 − REVISED AUGUST 2007

electrical characteristics over recommended operating free-air temperature (unless otherwise noted)

operational amplifier OA, dynamic specifications

switches to ground

NOTES: 1. ESD damage can degrade input current leakage.

SLAS556A − JULY 2007 − REVISED AUGUST 2007

electrical characteristics over recommended operating free-air temperature (unless otherwise noted)

flash memory

NOTES: 1. The cumulative program time must not be exceeded when writing to a 64−byte flash block. This parameter applies to all programming methods: individual word/byte write and block write modes.

2. The mass erase duration generated by the flash timing generator is at least 11.1ms (= $5297x1/f_{FTG}$, max = $5297x1/476kHz$). To achieve the required cumulative mass erase time the Flash Controller's mass erase operation can be repeated until this time is met. (A worst case minimum of 19 cycles are required).

3. These values are hardwired into the Flash Controller's state machine ($t_{FTG} = 1/f_{FTG}$).

JTAG interface

NOTES: 1. f_{TCK} may be restricted to meet the timing requirements of the module selected.

2. TMS, TDI/TCLK, and TCK pull-up resistors are implemented in all versions.

JTAG fuse (see Note 1)

NOTES: 1. Once the fuse is blown, no further access to the MSP430 JTAG/Test and emulation features is possible. The JTAG block is switched to bypass mode.

SLAS556A − JULY 2007 − REVISED AUGUST 2007

input/output schematics

Port P1 pin schematic: P1.0, P1.1, input/output with Schmitt trigger

Note: $x = 0,1$

Port P1 (P1.0, P1.1) pin functions

† Default after reset (PUC/POR)

NOTES: 1. N/A: Not available or not applicable.

2. X: Don't care.

SLAS556A − JULY 2007 − REVISED AUGUST 2007

Port P1 pin schematic: P1.2, input/output with Schmitt trigger and analog functions

Note: $x = 2$

Port P1 (P1.2) pin functions

† Default after reset (PUC/POR)

NOTES: 1. N/A: Not available or not applicable.

- 2. X: Don't care.
- 3. Setting the SD16AE.x bit disables the output driver as well as the input Schmitt trigger to prevent parasitic cross currents when applying analog signals.
- 4. Negative input to SD16_A (A4-) connected to V_{SS} if corresponding SD16AE.x bit is cleared.

SLAS556A − JULY 2007 − REVISED AUGUST 2007

Port P1 pin schematic: P1.3, P1.5, P1.7, input/output with Schmitt trigger and analog functions

SLAS556A − JULY 2007 − REVISED AUGUST 2007

Port P1 (P1.3, P1.5, P1.7) pin functions

† Default after reset (PUC/POR)

NOTES: 1. N/A: Not available or not applicable.

2. X: Don't care.

3. Setting the SD16AE.x bit disables the output driver as well as the input Schmitt trigger to prevent parasitic cross currents when applying analog signals.

SLAS556A − JULY 2007 − REVISED AUGUST 2007

Note: $x = 4$

Port P1 (P1.4) pin functions

† Default after reset (PUC/POR)

NOTES: 1. N/A: Not available or not applicable.

2. X: Don't care.

3. Setting the SD16AE.x bit disables the output driver as well as the input Schmitt trigger to prevent parasitic cross currents when applying analog signals.

- 4. Negative input to SD16_A (A3-) connected to AV_{SS} if corresponding SD16AE.x bit is cleared.
- 5. Setting the DAC12OPS bit also disables the output driver as well as the input Schmitt trigger to prevent parasitic cross currents when applying analog signals.

SLAS556A − JULY 2007 − REVISED AUGUST 2007

Port P1 pin schematic: P1.6, input/output with Schmitt trigger and analog functions

Note: $x = 6$

Port P1 (P1.6) pin functions

† Default after reset (PUC/POR)

NOTES: 1. N/A: Not available or not applicable.

- 2. X: Don't care.
- 3. Setting the SD16AE.x bit disables the output driver as well as the input Schmitt trigger to prevent parasitic cross currents when applying analog signals.
- 4. Negative input to SD16_A (A2-) connected to AV_{SS} if corresponding SD16AE.x bit is cleared.
- 5. OA0I0 connected to pin if for OA0 the OAPx bits are cleared or set to 01, or if for OA1 the OAPx bits are set to 01.

SLAS556A − JULY 2007 − REVISED AUGUST 2007

Port P2 pin schematic: P2.0 to P2.1, input/output with Schmitt trigger, LCD and analog functions

Port P2 (P2.0, P2.1) pin functions

† Default after reset (PUC/POR)

NOTES: 1. N/A: Not available or not applicable.

- 2. X: Don't care.
- 3. Setting the P2SEL.x bit disables the output driver as well as the input Schmitt trigger to prevent parasitic cross currents when applying analog signals.
- 4. The low impedance switch to ground is closed by setting the corresponding bits in SWCTL register.

Note: $x = 0.1$ $y = 13,12$

SLAS556A − JULY 2007 − REVISED AUGUST 2007

Port P2 pin schematic: P2.2 to P2.7, input/output with Schmitt trigger, LCD and analog functions

 $y = 11$ to 6

SLAS556A − JULY 2007 − REVISED AUGUST 2007

Port P2 (P2.0 to P2.7) pin functions

† Default after reset (PUC/POR)

NOTES: 1. N/A: Not available or not applicable.

2. X: Don't care.

SLAS556A − JULY 2007 − REVISED AUGUST 2007

Port P5 pin schematic: P5.0, P5.1, P5.5 to P5.7, input/output with Schmitt trigger and LCD functions

Note: $x = 0, 1, 5, 6, 7$ $y = 1,0,2,3,4$

SLAS556A − JULY 2007 − REVISED AUGUST 2007

Port P5 (P5.0, P5.1, P5.5, P5.6) pin functions

† Default after reset (PUC/POR)

NOTES: 1. N/A: Not available or not applicable.

2. X: Don't care.

Port P5 (P5.7) pin functions

† Default after reset (PUC/POR)

NOTES: 1. N/A: Not available or not applicable.

2. X: Don't care.

SLAS556A − JULY 2007 − REVISED AUGUST 2007

Port P5 pin schematic: P5.2 to P5.4, input/output with Schmitt trigger and LCD functions

Note: $x = 2$ to 4

Port P5 (P5.2 to P5.4) pin functions

† Default after reset (PUC/POR)

NOTES: 1. N/A: Not available or not applicable.

2. X: Don't care.

SLAS556A − JULY 2007 − REVISED AUGUST 2007

Port P6 pin schematic: P6.0, P6.2, input/output with Schmitt trigger and analog functions

Port P6 (P6.0, P6.2) pin functions

† Default after reset (PUC/POR)

NOTES: 1. N/A: Not available or not applicable.

2. X: Don't care.

3. Setting the P6SEL.x bit disables the output driver as well as the input Schmitt trigger to prevent parasitic cross currents when applying analog signals.

SLAS556A − JULY 2007 − REVISED AUGUST 2007

Port P6 pin schematic: P6.1, P6.3, input/output with Schmitt trigger and analog functions

Port P6 (P6.1, P6.3) pin functions

† Default after reset (PUC/POR)

NOTES: 1. N/A: Not available or not applicable.

2. X: Don't care.

3. Setting the P6SEL.x bit disables the output driver as well as the input Schmitt trigger to prevent parasitic cross currents when applying analog signals.

SLAS556A − JULY 2007 − REVISED AUGUST 2007

Port P6 pin schematic: P6.4 to P6.7, input/output with Schmitt trigger and analog functions

Port P6 (P6.4 to P6.7) pin functions

† Default after reset (PUC/POR)

NOTES: 1. N/A: Not available or not applicable.

2. X: Don't care.

3. Setting the P6SEL.x bit disables the output driver as well as the input Schmitt trigger to prevent parasitic cross currents when applying analog signals.

SLAS556A − JULY 2007 − REVISED AUGUST 2007

JTAG pins TMS, TCK, TDI/TCLK, TDO/TDI, input/output with Schmitt trigger or output

JTAG fuse check mode

MSP430 devices that have the fuse on the TDI/TCLK terminal have a fuse check mode that tests the continuity of the fuse the first time the JTAG port is accessed after a power-on reset (POR). When activated, a fuse check current $(I_{(TE)})$ of 1 mA at 3 V can flow from the TDI/TCLK pin to ground if the fuse is not burned. Care must be taken to avoid accidentally activating the fuse check mode and increasing overall system power consumption.

Activation of the fuse check mode occurs with the first negative edge on the TMS pin after power up or if the TMS is being held low during power up. The second positive edge on the TMS pin deactivates the fuse check mode. After deactivation, the fuse check mode remains inactive until another POR occurs. After each POR the fuse check mode has the potential to be activated.

The fuse check current only flows when the fuse check mode is active and the TMS pin is in a low state (see Figure 21). Therefore, the additional current flow can be prevented by holding the TMS pin high (default condition). The JTAG pins are terminated internally and therefore do not require external termination.

Figure 21. Fuse Check Mode Current

SLAS556A − JULY 2007 − REVISED AUGUST 2007

Data Sheet Revision History

NOTE: Page and figure numbers refer to the respective document revision.

IMENTS

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details. **TBD:** The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

MECHANICAL DATA

NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Quad Flatpack, No-leads (QFN) package configuration.

⚠ The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.

E. Falls within JEDEC MO-220.

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, Quad Flatpack No-Lead Logic Packages, Texas Instruments Literature No. SCBA017. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.

NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

RGZ (S-PVQFN-N48)

NOTES: All linear dimensions are in millimeters. А.

- This drawing is subject to change without notice. **B.**
- Publication IPC-7351 is recommended for alternate designs. $C.$
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SCBA017, SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute ^a license from TI to use such products or services or ^a warranty or endorsement thereof. Use of such information may require ^a license from ^a third party under the patents or other intellectual property of the third party, or ^a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where ^a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated