12 Bits



## **ADC12L066**

# 12-Bit, 66 MSPS, 450 MHz Bandwidth A/D Converter with Internal Sample-and-Hold

## **General Description**

The ADC12L066 is a monolithic CMOS analog-to-digital converter capable of converting analog input signals into 12-bit digital words at 66 Megasamples per second (MSPS), minimum, with typical operation possible up to 80 MSPS. This converter uses a differential, pipeline architecture with digital error correction and an on-chip sample-and-hold circuit to minimize die size and power consumption while providing excellent dynamic performance. A unique sample-and-hold stage yields a full-power bandwidth of 450 MHz. Operating on a single 3.3V power supply, this device consumes just 357 mW at 66 MSPS, including the reference current. The Power Down feature reduces power consumption to just 50 mW.

The differential inputs provide a full scale input swing equal to  $\pm V_{\rm REF}$  with the possibility of a single-ended input. Full use of the differential input is recommended for optimum performance. For ease of use, the buffered, high impedance, single-ended reference input is converted on-chip to a differential reference for use by the processing circuitry. Output data format is 12-bit offset binary.

This device is available in the 32-lead LQFP package and will operate over the industrial temperature range of  $-40^{\circ}$ C to  $+85^{\circ}$ C. An evaluation board is available to facilitate the evaluation process.

#### **Features**

■ Resolution

- Single supply operation
- Low power consumption
- Power down mode
- On-chip reference buffer


## **Key Specifications**

■ Conversion Rate
 ■ Full Power Bandwidth
 ■ DNL
 ■ SNR (f<sub>IN</sub> = 10 MHz)
 ■ SFDR (f<sub>IN</sub> = 10 MHz)
 ■ SFDR (f<sub>IN</sub> = 10 MHz)
 ■ Data Latency
 ■ Supply Voltage
 ■ Supply Voltage
 ■ Power Consumption, 66 MHz
 66 MSPS
 450 MHz
 450 MH

## **Applications**

- Ultrasound and Imaging
- Instrumentation
- Cellular Base Stations/Communications Receivers
- Sonar/Radar
- xDSL
- Wireless Local Loops
- Data Acquisition Systems
- DSP Front Ends

## **Connection Diagram**




TRI-STATE® is a registered trademark of National Semiconductor Corporation.

## **Ordering Information**

Industrial (-40°C ≤ T <sub>A</sub> ≤ +85°C)	Package
ADC12L066CIVY	32 Pin LQFP
ADC12L066CIVYX	32 Pin LQFP Tape and Reel
ADC12L066EVAL	Evaluation Board

## **Block Diagram**



## **Pin Descriptions and Equivalent Circuits** Pin No. Symbol **Equivalent Circuit** Description ANALOG I/O 2 $V_{IN^+}$ Analog signal Input pins. With a 1.0V reference voltage the differential input signal level is 2.0 $V_{P-P}$ . The $V_{IN}$ - pin may be connected to $V_{\text{CM}}$ for single-ended operation, but a differential input signal is required for best performance. 3 $V_{IN^-}$ Reference input. This pin should be bypassed to AGND with a 0.1 $\mu F$ monolithic capacitor. $V_{BEF}$ is 1.0V nominal and $V_{REF}$ should be between 0.8V and 1.5V. $V_{RP}$ These pins are high impedance reference bypass pins. $V_{RM}$ Connect a 0.1 µF capacitor from each of these pins to AGND. DO NOT LOAD these pins. 30 $V_{RN}$ **DIGITAL I/O** Digital clock input. The range of frequencies for this input is 1 MHz to 80 MHz (typical) with guaranteed performance at 66 CLK 10 MHz. The input is sampled on the rising edge of this input. OE is the output enable pin that, when low, enables the TRI-STATE® data output pins. When this pin is high, the ŌĒ 11 outputs are in a high impedance state. PD is the Power Down input pin. When high, this input puts the converter into the power down mode. When this pin is 8 PD low, the converter is in the active mode. DGND

## Pin Descriptions and Equivalent Circuits (Continued)

	T	T	
Pin No.	Symbol	Equivalent Circuit	Description
14–19, 22–27	D0-D11	V <sub>DR</sub> D <sub>R</sub> G <sub>ND</sub>	Digital data output pins that make up the 12-bit conversion results. D0 is the LSB, while D11 is the MSB of the offset binary output word.
ANALOG PO	WER		
5, 6, 29	V <sub>A</sub>		Positive analog supply pins. These pins should be connected to a quiet +3.3V source and bypassed to AGND with 0.1 $\mu$ F monolithic capacitors located within 1 cm of these power pins, and with a 10 $\mu$ F capacitor.
4, 7, 28	AGND		The ground return for the analog supply.
DIGITAL PO	WER		
13	V <sub>D</sub>		Positive digital supply pin. This pin should be connected to the same quiet +3.3V source as is $V_A$ and bypassed to DGND with a 0.1 $\mu$ F monolithic capacitor in parallel with a 10 $\mu$ F capacitor, both located within 1 cm of the power pin.
9, 12	DGND		The ground return for the digital supply.
21	V <sub>DR</sub>		Positive digital supply pin for the ADC12L066's output drivers. This pin should be connected to a voltage source of +1.8V to $V_{\rm D}$ and bypassed to DR GND with a 0.1 $\mu F$ monolithic capacitor. If the supply for this pin is different from the supply used for $V_{\rm A}$ and $V_{\rm D}$ , it should also be bypassed with a 10 $\mu F$ tantalum capacitor. The voltage at this pin should never exceed the voltage on $V_{\rm D}$ by more than 300 mV. All bypass capacitors should be located within 1 cm of the supply pin.
20	DR GND		The ground return for the digital supply for the ADC12L066's output drivers. This pin should be connected to the system digital ground, but not be connected in close proximity to the ADC12L066's DGND or AGND pins. See Section 5.0 (Layout and Grounding) for more details.

## **Absolute Maximum Ratings (Notes 1,**

2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

$V_A, V_D, V_{DR}$	4.2V
$ V_A - V_D $	≤ 100 mV
Voltage on Any Pin	–0.3V to (V <sub>A</sub> or V <sub>D</sub>
	+0.3V)
Input Current at Any Pin (Note 3)	±25 mA
Package Input Current (Note 3)	±50 mA
Package Dissipation at T <sub>A</sub> = 25°C	See (Note 4)
EOD 0 171.771	

**ESD Susceptibility** 

Human Body Model (Note 5) 2500V Machine Model (Note 5) 250V

Soldering Temperature,

Infrared, 10 sec. (Note 6)  $235^{\circ}$ C Storage Temperature  $-65^{\circ}$ C to  $+150^{\circ}$ C

## Operating Ratings (Notes 1, 2)

 $-40^{\circ}C \le T_A \le +85^{\circ}C$ Operating Temperature Supply Voltage (VA, VD) +3.0V to +3.60V Output Driver Supply (VDR) +1.8V to  $V_D$ V<sub>REF</sub> Input 0.8V to 1.5V CLK, PD, OE -0.05V to  $(V_D + 0.05V)$ V<sub>IN</sub> Input -0V to  $(V_A - 0.5V)$ 0.5V to (V<sub>A</sub> -1.5V)  $V_{CM}$ IAGND-DGNDI ≤100 mV

#### **Converter Electrical Characteristics**

Unless otherwise specified, the following specifications apply for AGND = DGND = DR GND = 0V,  $V_A = V_D = +3.3V$ ,  $V_{DR} = +2.5V$ , PD = 0V,  $V_{REF} = +1.0V$ ,  $V_{CM} = 1.0V$ ,  $f_{CLK} = 66$  MHz,  $t_r = t_f = 2$  ns,  $C_L = 15$  pF/pin. **Boldface limits apply for T\_J = T\_{MIN} to T\_{MAX}:** all other limits  $T_J = 25^{\circ}C$  (Notes 7, 8, 9, 10)

Symbol	Parameter	Conditions		Typical (Note 10)	Limits (Note 10)	Units (Limits)
STATIC (	CONVERTER CHARACTERISTICS	1				<u> </u>
	Resolution with No Missing Codes				12	Bits
INL	Integral Nep Linearity (Nets 11)			±1.2	+2.7	LSB (max)
IINL	Integral Non Linearity (Note 11)			±1.2	-3	LSB (min)
DNII	Differential New Linearity			+0.4	+1	LSB (max)
DNL	Differential Non Linearity			±0.4	-0.95	LSB (min)
		Positive Error		-0.15	±3	%FS (max)
GE Gain Error	Namativa Europ	+0.4	+4	%FS (max)		
	Negative Error		+0.4	-5	%FS (min)	
	Offset Error (V <sub>IN</sub> + = V <sub>IN</sub> -)			+0.2	±1.3	%FS (max)
	Under Range Output Code			0	0	
	Over Range Output Code			4095	4095	
REFERE	NCE AND ANALOG INPUT CHARACT	ERISTICS				
\/	Common Mode Input Voltage			1.0	0.5	V (min)
$V_{CM}$	Common Mode Input Voltage			1.0	1.5	V (max)
	V <sub>IN</sub> Input Capacitance (each pin to	V <sub>IN</sub> + 1.0 Vdc	(CLK LOW)	8		pF
CIN	GND)	+ 1 V <sub>P-P</sub>	(CLK HIGH)	7		pF
\/	Poforonos Voltago (Noto 12)			1.0	0.8	V (min)
$V_{REF}$	Reference Voltage (Note 13)			1.0	1.5	V (max)
	Reference Input Resistance			100		MΩ (min)

## **Converter Electrical Characteristics** (Continued)

Unless otherwise specified, the following specifications apply for AGND = DGND = DR GND = 0V,  $V_A = V_D = +3.3V$ ,  $V_{DR} = +2.5V$ , PD = 0V,  $V_{REF} = +1.0V$ ,  $V_{CM} = 1.0V$ ,  $f_{CLK} = 66$  MHz,  $t_r = t_f = 2$  ns,  $C_L = 15$  pF/pin. **Boldface limits apply for T<sub>J</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>:** all other limits T<sub>J</sub> = 25°C (Notes 7, 8, 9, 10)

Symbol	Parameter	Condition	Conditions		Limits (Note 10)	Units (Limits)
DYNAMI	C CONVERTER CHARACTERISTIC	S		(Note 10)	/	, ,
BW	Full Power Bandwidth	0 dBFS Input, Output	at -3 dB	450		MHz
		( 40.1411)/	85°C		64.6	dB (min)
		$f_{IN} = 10 \text{ MHz}, V_{IN} = -0.5 \text{ dBFS}$	25°C	66	65	dB (min)
		-0.5 dbi 5	−40°C		64.6	dB (min)
		$f_{IN} = 25 \text{ MHz}, V_{IN} = -0.5 \text{ dBFS}$		65		dB
SNR	Signal-to-Noise Ratio		85°C		52	dB (min)
	$f_{IN} = 150 \text{ MHz}, V_{IN}$	25°C	55	54	dB (min)	
	= -6 dBFS	-40°C	7	51	dB (min)	
	f <sub>IN</sub> = 240 Hz, V <sub>IN</sub> = -6 dBFS		52		dB	
			85°C		64.3	dB (min)
		$f_{IN} = 10 \text{ MHz}, V_{IN} =$	25°C	66	64.8	dB (min)
		-0.5 dBFS	-40°C		63	dB (min)
		$f_{IN} = 25 \text{ MHz}, V_{IN} = -0.5 \text{ dBFS}$		64		dB
SINAD	Signal-to-Noise & Distortion		85°C		51.8	dB (min)
		$f_{IN} = 150 \text{ MHz}, V_{IN}$	25°C	55	53.9	dB (min)
		= -6 dBFS	-40°C		50	dB (min)
		f <sub>IN</sub> = 240 Hz, V <sub>IN</sub> = -6 dBFS		51		dB
			85°C		10.3	
		$f_{IN} = 10 \text{ MHz}, V_{IN} =$	25°C	10.7	10.5	Bits (min
		-0.5 dBFS	-40°C		10.2	
ENGS	Effective Number (197)	f <sub>IN</sub> = 25 MHz, V <sub>IN</sub> = -0.5 dBFS		10.3		Bits
ENOB	Effective Number of Bits	4 450 1411 17	85°C		8.3	
		$f_{IN} = 150 \text{ MHz}, V_{IN}$ = -6 dBFS	25°C	8.8	8.6	Bits (min
		0 udf3	−40°C		8.0	
		f <sub>IN</sub> = 240 Hz, V <sub>IN</sub> = -6 dBFS		8.2		Bits

## **Converter Electrical Characteristics** (Continued)

Unless otherwise specified, the following specifications apply for AGND = DGND = DR GND = 0V,  $V_A = V_D = +3.3V$ ,  $V_{DR} = +2.5V$ , PD = 0V,  $V_{REF} = +1.0V$ ,  $V_{CM} = 1.0V$ ,  $f_{CLK} = 66$  MHz,  $t_r = t_f = 2$  ns,  $C_L = 15$  pF/pin. **Boldface limits apply for T<sub>J</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>:** all other limits T<sub>J</sub> = 25°C (Notes 7, 8, 9, 10)

Symbol	Parameter	Condition	าร	Typical	Limits	Units
	- arameter			(Note 10)	(Note 10)	(Limits)
		f <sub>IN</sub> = 10 MHz, V <sub>IN</sub> =	85°C		-73	dB(max)
		-0.5 dBFS	25°C	-80	-73	dB (max)
			-40°C		-68	dB (max)
2nd	0 111 . 5:1 .:	f <sub>IN</sub> = 25 MHz, V <sub>IN</sub> = -0.5 dBFS		-80		dB
Harm	Second Harmonic Distortion	( (50.10)	85°C		-66	dB(max)
		$f_{IN} = 150 \text{ MHz}, V_{IN}$ = -6 dBFS	25°C	-81	-66	dB (max)
		= -0 UDF3	-40°C		-56	dB (max)
		f <sub>IN</sub> = 240 Hz, V <sub>IN</sub> = -6 dBFS		-61		dB
	Third Harmonic Distortion		85°C		-74	dB(max)
		f <sub>IN</sub> = 10 MHz, V <sub>IN</sub> = -0.5 dBFS	25°C	-84	-74	dB (max)
3rd			-40°C		-71	dB (max)
		f <sub>IN</sub> = 25 MHz, V <sub>IN</sub> = -0.5 dBFS		-79		dB
Harm		f <sub>IN</sub> = 150 MHz, V <sub>IN</sub> = -6 dBFS	85°C		-68	dB(max)
			25°C		-68	dB (max)
			-40°C		-64	dB (max)
		f <sub>IN</sub> = 240 Hz, V <sub>IN</sub> = -6 dBFS		-78		dB
		f 10 MH - V	85°C		-72	dB(max)
		$f_{IN} = 10 \text{ MHz}, V_{IN} = -0.5 \text{ dBFS}$	25°C	<b>–77</b>	-72	dB (max)
		-0.5 dbi 5	-40°C		-66	dB (max)
T. 10		f <sub>IN</sub> = 25 MHz, V <sub>IN</sub> = -0.5 dBFS		_71		dB
THD	Total Harmonic Distortion	4 450 MH- 37	85°C		-63	dB(max)
		$f_{IN} = 150 \text{ MHz}, V_{IN}$ = -6 dBFS	25°C	-69	-63	dB (max)
		0 ubi 3	-40°C		-53	dB (max)
		f <sub>IN</sub> = 240 Hz, V <sub>IN</sub> = -6 dBFS		-57		dB

## **Converter Electrical Characteristics** (Continued)

Unless otherwise specified, the following specifications apply for AGND = DGND = DR GND = 0V,  $V_A = V_D = +3.3V$ ,  $V_{DR} = +2.5V$ , PD = 0V,  $V_{REF} = +1.0V$ ,  $V_{CM} = 1.0V$ ,  $f_{CLK} = 66$  MHz,  $t_r = t_f = 2$  ns,  $C_L = 15$  pF/pin. **Boldface limits apply for T<sub>J</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>:** all other limits T<sub>J</sub> = 25°C (Notes 7, 8, 9, 10)

Symbol	Parameter	Condition	ıs	Typical (Note 10)	Limits (Note 10)	Units (Limits)
		f 10 MHz V	85°C		73	
		$f_{IN} = 10 \text{ MHz}, V_{IN} = -0.5 \text{ dBFS}$	25°C	80	73	dB (min)
	-0.5 dBi 6	–40°C		68		
	Spurious Free Dunamia Dange	$f_{IN}$ = 25 MHz, $V_{IN}$ = -0.5 dBFS		73		dB
SFDR	Spurious Free Dynamic Range	( 450 MIL )/	85°C		66	
		$f_{IN} = 150 \text{ MHz}, V_{IN}$ = -6 dBFS	25°C	74	66	dB (min)
		= -0 ubrs	–40°C		56	
		f <sub>IN</sub> = 240 Hz, V <sub>IN</sub> = -6 dBFS		61		dB

## **DC and Logic Electrical Characteristics**

Unless otherwise specified, the following specifications apply for AGND = DGND = DR GND = 0V,  $V_A = V_D = +3.3V$ ,  $V_{DR} = +2.5V$ , PD = 0V,  $V_{REF} = +1.0V$ ,  $V_{CM} = 1.0V$ ,  $f_{CLK} = 66$  MHz,  $t_r = t_f = 2$  ns,  $C_L = 15$  pF/pin. **Boldface limits apply for T<sub>J</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>:** all other limits T<sub>J</sub> = 25°C (Notes 7, 8, 9, 10)

Symbol	Parameter	Conditions	Typical (Note 10)	Limits (Note 10)	Units (Limits)
CLK, PD	, OE DIGITAL INPUT CHARACTEF	RISTICS			
$V_{IN(1)}$	Logical "1" Input Voltage	V <sub>D</sub> = 3.3V		2.0	V (min)
V <sub>IN(0)</sub>	Logical "0" Input Voltage	V <sub>D</sub> = 3.3V		0.8	V (max)
I <sub>IN(1)</sub>	Logical "1" Input Current	$V_{IN^{+}}, V_{IN^{-}} = 3.3V$	10		μΑ
I <sub>IN(0)</sub>	Logical "0" Input Current	$V_{IN^+}, V_{IN^-} = 0V$	-10		μΑ
C <sub>IN</sub>	Digital Input Capacitance		5		pF
D0-D11	DIGITAL OUTPUT CHARACTERIS	TICS			
V <sub>OUT(1)</sub>	Logical "1" Output Voltage	I <sub>OUT</sub> = -0.5 mA		V <sub>DR</sub> – 0.18	V (min)
V <sub>OUT(0)</sub>	Logical "0" Output Voltage	I <sub>OUT</sub> = 1.6 mA		0.4	V (max)
	TDI STATE Quitaut Current	V <sub>OUT</sub> = 3.3V	100		nA
l <sub>oz</sub>	TRI-STATE Output Current	V <sub>OUT</sub> = 0V	-100		nA
+l <sub>SC</sub>	Output Short Circuit Source Current	V <sub>OUT</sub> = 0V	-20		mA
-I <sub>SC</sub>	Output Short Circuit Sink Current	V <sub>OUT</sub> = 2.5V	20		mA
POWER	SUPPLY CHARACTERISTICS				
	Analog Cumply Current	PD Pin = DGND, V <sub>REF</sub> = 1.0V	103	139	mA (max)
I <sub>A</sub>	Analog Supply Current	PD Pin = V <sub>DR</sub>	4		mA
l <sub>D</sub>	Digital Supply Current	PD Pin = DGND	5.3	6.2	mA (max)
'D	Digital Supply Surrent	PD Pin = V <sub>DR</sub>	2		mA
I <sub>DR</sub>	Digital Output Supply Current	PD Pin = DGND, (Note 14)	<1		mA
'DR	Digital Output Supply Surrent	PD Pin = V <sub>DR</sub>	0		mA
	Total Power Consumption	PD Pin = DGND, $C_L = 0$ pF (Note 15)	357	479	mW (max)
	Total Tower Condumption	PD Pin = V <sub>DR</sub>	50		mW
PSRR1	Power Supply Rejection	Rejection of Full-Scale Error with $V_A = 3.0 V$ vs. $3.6 V$	58		dB

#### **AC Electrical Characteristics**

Unless otherwise specified, the following specifications apply for AGND = DGND = DR GND = 0V,  $V_A = V_D = +3.3V$ ,  $V_{DR} = +2.5V$ , PD = 0V,  $V_{REF} = +1.0V$ ,  $V_{CM} = 1.0V$ ,  $V_{CLK} = 66$  MHz,  $t_r = t_f = 2$  ns,  $C_L = 15$  pF/pin. **Boldface limits apply for T\_A = T\_J = T\_{MIN} to T\_{MAX}:** all other limits  $T_A = T_J = 25^{\circ}C$  (Notes 7, 8, 9, 10, 12)

Symbol	Parameter	Conditions	Typical	Limits	Units
	- arameter	Conditions	(Note 10)	(Note 10)	(Limits)
f <sub>CLK</sub> 1	Maximum Clock Frequency		80	66	MHz (min)
f <sub>CLK</sub> 2	Minimum Clock Frequency		1		MHz
DC Clock Duty Cycle		40		% (min)	
DC	Clock Duty Cycle		60		% (max)
t <sub>CH</sub>	Clock High Time		6.5		ns (min)
t <sub>CL</sub>	Clock Low Time		6.5		ns (min)
+	Conversion Latency			6	Clock
t <sub>CONV</sub>				0	Cycles
	Data Output Delay after Rising CLK	$V_{DR} = 2.5V$	7.5	11	ns (max)
t <sub>OD</sub>	Edge	$V_{DR} = 3.3V$	6.7	10.5	ns (max)
t <sub>AD</sub>	Aperture Delay		2		ns
t <sub>AJ</sub>	Aperture Jitter		1.2		ps rms
t <sub>DIS</sub>	Data outputs into TRI-STATE Mode		10		ns
t <sub>EN</sub>	Data Outputs Active after TRI-STATE		10		ns
t <sub>PD</sub>	Power Down Mode Exit Cycle	0.1 μF on pins 30, 31, 32	300		ns

**Note 1:** Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

Note 2: All voltages are measured with respect to GND = AGND = DGND = 0V, unless otherwise specified.


**Note 3:** When the input voltage at any pin exceeds the power supplies (that is,  $V_{IN} \le AGND$ , or  $V_{IN} \ge V_A$ ,  $V_D$  or  $V_{DR}$ ), the current at that pin should be limited to 25 mA. The 50 mA maximum package input current rating limits the number of pins that can safely exceed the power supplies with an input current of 25 mA to two.

Note 4: The absolute maximum junction temperature  $(T_J max)$  for this device is 150°C. The maximum allowable power dissipation is dictated by  $T_J max$ , the junction-to-ambient thermal resistance  $(\theta_{JA})$ , and the ambient temperature,  $(T_A)$ , and can be calculated using the formula  $P_D MAX - (T_J max - T_A)\theta_{JA}$ . In the 32-pin LQFP,  $\theta_{JA}$  is 79°C/W, so  $P_D MAX = 1,582$  mW at 25°C and 823 mW at the maximum operating ambient temperature of 85°C. Note that the power consumption of this device under normal operation will typically be about 612 mW (357 typical power consumption + 255 mW output loading with 250 MHz input). The values for maximum power dissipation listed above will be reached only when the device is operated in a severe fault condition (e.g. when input or output pins are driven beyond the power supply voltages, or the power supply polarity is reversed). Obviously, such conditions should always be avoided.

Note 5: Human body model is 100 pF capacitor discharged through a 1.5 k $\Omega$  resistor. Machine model is 220 pF discharged through  $0\Omega$ .

**Note 6:** The 235°C reflow temperature refers to infrared reflow. For Vapor Phase Reflow (VPR), the following Conditions apply: Maintain the temperature at the top of the package body above 183°C for a minimum 60 seconds. The temperature measured on the package body must not exceed 220°C. Only one excursion above 183°C is allowed per reflow cycle.

Note 7: The inputs are protected as shown below. Input voltages above  $V_A$  or below GND will not damage this device, provided current is limited per (Note 3). However, errors in the A/D conversion can occur if the input goes above  $V_A$  or below GND by more than 100 mV. As an example, if  $V_A$  is 3.3V, the full-scale input voltage must be  $\leq$ 3.4V to ensure accurate conversions.



Note 8: To guarantee accuracy, it is required that  $|V_A - V_D| \le 100 \text{ mV}$  and separate bypass capacitors are used at each power supply pin.

Note 9: With the test condition for  $V_{REF}$  = +1.0V (2  $V_{P-P}$  differential input), the 12-bit LSB is 488  $\mu$ V.

Note 10: Typical figures are at T<sub>A</sub> = T<sub>J</sub> = 25°C, and represent most likely parametric norms. Test limits are guaranteed to National's AOQL (Average Outgoing Quality Level).

Note 11: Integral Non Linearity is defined as the deviation of the analog value, expressed in LSBs, from the straight line that passes through positive and negative full-scale.

Note 12: Timing specifications are tested at TTL logic levels,  $V_{IL} = 0.4V$  for a falling edge and  $V_{IH} = 2.4V$  for a rising edge.

Note 13: Optimum dynamic performance will be obtained by keeping the reference input in the 0.8V to 1.5V range. The LM4051CIM3-ADJ or the LM4051CIM3-1.2 bandgap voltage reference is recommended for this application.

**Note 14:**  $I_{DR}$  is the current consumed by the switching of the output drivers and is primarily determined by load capacitance on the output pins, the supply voltage,  $V_{DR}$ , and the rate at which the outputs are switching (which is signal dependent).  $I_{DR}=V_{DR}(C_0 x f_0 + C_1 x f_1 + ... C_{11} x f_{11})$  where  $V_{DR}$  is the output driver power supply voltage,  $C_0$  is total capacitance on the output pin, and  $f_0$  is the average frequency at which that pin is toggling.

Note 15: Power consumption excludes output driver power. See (Note 14).

## **Specification Definitions**

**APERTURE DELAY** is the time after the rising edge of the clock to when the input signal is acquired or held for conversion.

**APERTURE JITTER (APERTURE UNCERTAINTY)** is the variation in aperture delay from sample to sample. Aperture jitter manifests itself as noise in the output.

**CLOCK DUTY CYCLE** is the ratio of the time that a repetitive digital waveform is high to the total time of one period. The specification here refers to the ADC clock input signal.

COMMON MODE VOLTAGE ( $V_{\text{CM}}$ ) is the d.c. potential present at both signal inputs to the ADC.

**CONVERSION LATENCY** is the number of clock cycles between initiation of conversion and when that data is presented to the output driver stage. Data for any given sample is available at the output pins the Pipeline Delay plus the Output Delay after the sample is taken. New data is available at every clock cycle, but the data lags the conversion by the pipeline delay.

**DIFFERENTIAL NON-LINEARITY (DNL)** is the measure of the maximum deviation from the ideal step size of 1 LSB.

**EFFECTIVE NUMBER OF BITS (ENOB, or EFFECTIVE BITS)** is another method of specifying Signal-to-Noise and Distortion or SINAD. ENOB is defined as (SINAD - 1.76) / 6.02 and says that the converter is equivalent to a perfect ADC of this (ENOB) number of bits.

**FULL POWER BANDWIDTH** is a measure of the frequency at which the reconstructed output fundamental drops 3 dB below its low frequency value for a full scale input.

**GAIN ERROR** is the deviation from the ideal slope of the transfer function. It can be calculated as:

Gain Error = Positive Full Scale Error - Offset Error

**LSB (LEAST SIGNIFICANT BIT)** is the bit that has the smallest value or weight of all bits. This value is  $V_{REF}/2^n$ , where "n" is the ADC resolution in bits, which is 12 in the case of the ADC12DL066.

**INTEGRAL NON LINEARITY (INL)** is a measure of the deviation of each individual code from a line drawn from negative full scale (½ LSB below the first code transition) through positive full scale (½ LSB above the last code transition). The deviation of any given code from this straight line is measured from the center of that code value.

**INTERMODULATION DISTORTION (IMD)** is the creation of additional spectral components as a result of two sinusoidal frequencies being applied to the ADC input at the same time. It is defined as the ratio of the power in the second and third order intermodulation products to the power in one of the original frequencies. IMD is usually expressed in dBFS.

**MISSING CODES** are those output codes that will never appear at the ADC outputs. The ADC12L066 is guaranteed not to have any missing codes.

MSB (MOST SIGNIFICANT BIT) is the bit that has the largest value or weight. Its value is one half of full scale.

**NEGATIVE FULL SCALE ERROR** is the difference between the input voltage  $(V_{IN^+} - V_{IN^-})$  just causing a transition from negative full scale to the first code and its ideal value of 0.5 LSB.

**OFFSET ERROR** is the input voltage that will cause a transition from a code of 01 1111 1111 to a code of 10 0000 0000.

**OUTPUT DELAY** is the time delay after the rising edge of the clock before the data update is presented at the output pins.

PIPELINE DELAY (LATENCY) See Conversion Latency

**POSITIVE FULL SCALE ERROR** is the difference between the actual last code transition and its ideal value of 1½ LSB below positive full scale.

**POWER SUPPLY REJECTION RATIO (PSRR)** is a measure of how well the ADC rejects a change in the power supply voltage. For the ADC12L066, PSRR1 is the ratio of the change in Full-Scale Error that results from a change in the d.c. power supply voltage, expressed in dB. PSRR2 is a measure of how well an a.c. signal riding upon the power supply is rejected at the output.

**SIGNAL TO NOISE RATIO (SNR)** is the ratio, expressed in dB, of the rms value of the input signal to the rms value of the sum of all other spectral components below one-half the sampling frequency, not including harmonics or d.c.

SIGNAL TO NOISE PLUS DISTORTION (S/N+D or SINAD) Is the ratio, expressed in dB, of the rms value of the input signal to the rms value of all of the other spectral components below half the clock frequency, including harmonics but excluding d.c.

**SPURIOUS FREE DYNAMIC RANGE (SFDR)** is the difference, expressed in dB, between the rms values of the input signal and the peak spurious signal, where a spurious signal is any signal present in the output spectrum that is not present at the input.

**TOTAL HARMONIC DISTORTION (THD)** is the ratio, expressed in dBc, of the rms total of the first nine harmonic levels at the output to the level of the fundamental at the output. THD is calculated as


THD = 20 x log 
$$\sqrt{\frac{f_2^2 + \dots + f_{10}^2}{f_1^2}}$$

where  $f_1$  is the RMS power of the fundamental (output) frequency and  $f_2$  through  $f_{10}$  are the RMS power in the first 9 harmonic frequencies.


**SECOND HARMONIC DISTORTION (2ND HARM)** is the difference expressed in dB, between the RMS power in the input frequency at the output and the power in its 2nd harmonic level at the output.

THIRD HARMONIC DISTORTION (3RD HARM) is the difference, expressed in dB, between the RMS power in the input frequency at the output and the power in its 3rd harmonic level at the output.

## **Timing Diagram**





## **Transfer Characteristic**




**FIGURE 1. Transfer Characteristic** 

# 






**DNL vs. Clock Duty Cycle** 










20032893

INL 2.0 1.5 1.0 0.5 INL, LSB -0.5 -1.0 -1.5 -2.0 0 1024 2048 3072 4095 OUTPUT CODE 200328E7



# **Typical Performance Characteristics** $V_A = V_D = 3.3V$ , $V_{DR} = 2.5V$ , $f_{CLK} = 66$ MHz, $f_{IN} = 25$ MHz, $V_{REF} = 1.0V$ , unless otherwise stated. (Continued)







TEMPERATURE (°C)


20032896








## SNR vs. V<sub>CM</sub>









200328B2


# **Typical Performance Characteristics** $V_A = V_D = 3.3V$ , $V_{DR} = 2.5V$ , $f_{CLK} = 66$ MHz, $f_{IN} = 25$ MHz, $V_{REF} = 1.0V$ , unless otherwise stated. (Continued)

SNR vs. Clock Duty Cycle 65 60 55 50 45 40 35 30 25 20 30 40 50 60 70 80



#### SNR vs. Temperature





= 25 MHz


 $f_{IN}$ 


1.2 1.4

 $V_{REF}$ , V

1.6


200328B4








## $\textbf{Typical Performance Characteristics} \ \ V_{A} = V_{D} = 3.3 \text{V}, \ \ V_{DR} = 2.5 \text{V}, \ \ f_{CLK} = 66 \ \text{MHz}, \ f_{IN} = 25 \ \text{MHz}, \ \ f_{CLK} = 66 \ \text{MHz}, \ \ f_{IN} = 25 \ \text{MHz}, \ \ f_{IN} = 25 \ \text{MHz}, \ \ f_{IN} = 25 \ \text{MHz}, \ \ \ f_{IN} = 25 \ \text{MHz}, \ \ f_{IN} = 25 \ \text{MHz},$


V<sub>REF</sub> = 1.0V, unless otherwise stated. (Continued)


















# **Typical Performance Characteristics** $V_A = V_D = 3.3V$ , $V_{DR} = 2.5V$ , $f_{CLK} = 66$ MHz, $f_{IN} = 25$ MHz, $V_{REF} = 1.0V$ , unless otherwise stated. (Continued)














### SINAD vs. Temperature








## $\textbf{Typical Performance Characteristics} \ \ V_{A} = V_{D} = 3.3V, \ V_{DR} = 2.5V, \ f_{CLK} = 66 \ \text{MHz}, \ f_{IN} = 25 \ \text{MHz}, \ f_{CLK} = 66 \ \text{MHz}, \ f_{IN} = 25 \ \text{MHz}, \ f_{CLK} = 66 \ \text{MHz}, \ f_{IN} = 25 \$


 $V_{REF} = 1.0V$ , unless otherwise stated. (Continued)

















# **Typical Performance Characteristics** $V_A = V_D = 3.3V$ , $V_{DR} = 2.5V$ , $f_{CLK} = 66$ MHz, $f_{IN} = 25$ MHz, $V_{REF} = 1.0V$ , unless otherwise stated. (Continued)




#### Spectral Response @ 10 MHz Input




#### Spectral Response @ 50 MHz Input






#### Spectral Response @ 25 MHz Input



#### Spectral Response @ 75MHz Input





200328J0

200328E8

# **Typical Performance Characteristics** $V_A = V_D = 3.3V$ , $V_{DR} = 2.5V$ , $f_{CLK} = 66$ MHz, $f_{IN} = 25$ MHz, $V_{REF} = 1.0V$ , unless otherwise stated. (Continued)

#### Spectral Response @ 100 MHz Input






Spectral Response @ 150 MHz Input

200328J2

### Spectral Response @ 240 MHz Input



19

### **Functional Description**

Operating on a single +3.3V supply, the ADC12L066 uses a pipeline architecture and has error correction circuitry to help ensure maximum performance.

Differential analog input signals are digitized to 12 bits. Each analog input signal should have a peak-to-peak voltage equal to the input reference voltage,  $V_{\rm REF}$ , be centered around a common mode voltage,  $V_{\rm CM}$ , and be 180° out of phase with each other. Table 1. Input to Output Relationship—Differential Input and Table 2. Input to Output Relationship—Single-Ended Input indicate the input to output relationship of the ADC12L066. Biasing one input to  $V_{\rm CM}$  and driving the other input with its full range signal results in a 6 dB reduction of the output range, limiting it to the range of 1/4 to 3/4 of the minimum output range obtainable if both inputs were driven with complimentary signals. Section 1.3 explains how to avoid this signal reduction.

TABLE 1. Input to Output Relationship-Differential Input

V <sub>IN</sub> +	V <sub>IN</sub> -	Output
V <sub>CM</sub> - V <sub>REF</sub> /2	V <sub>CM</sub> + V <sub>REF</sub> /2	0000 0000 0000
V <sub>CM</sub> - V <sub>REF</sub> /4	V <sub>CM</sub> + V <sub>REF</sub> /4	0100 0000 0000
V <sub>CM</sub>	V <sub>CM</sub>	1000 0000 0000
V <sub>CM</sub> + V <sub>REF</sub> /4	V <sub>CM</sub> - V <sub>REF</sub> /4	1100 0000 0000
V <sub>CM</sub> + V <sub>REF</sub> /2	V <sub>CM</sub> - V <sub>REF</sub> /2	1111 1111 1111

TABLE 2. Input to Output Relationship-Single-Ended Input

V <sub>IN</sub> +	V <sub>IN</sub> -	Output
V <sub>CM</sub> -V <sub>REF</sub>	V <sub>CM</sub>	0000 0000 0000
V <sub>CM</sub> – V <sub>REF</sub> /2	$V_{CM}$	0100 0000 0000
V <sub>CM</sub>	V <sub>CM</sub>	1000 0000 0000
V <sub>CM</sub> + V <sub>REF</sub> /2	V <sub>CM</sub>	1100 0000 0000
V <sub>CM</sub> +V <sub>REF</sub>	V <sub>CM</sub>	1111 1111 1111

The output word rate is the same as the clock frequency, which can be between 1 MSPS and 80 MSPS (typical). The analog input voltage is acquired at the rising edge of the clock and the digital data for that sample is delayed by the pipeline for 6 clock cycles.

A logic high on the power down (PD) pin reduces the converter power consumption to 50 mW.

## **Applications Information**

#### 1.0 OPERATING CONDITIONS

We recommend that the following conditions be observed for operation of the ADC12L066:

$$3.0 \text{ V} \leq \text{V}_{\text{A}} \leq 3.6 \text{V}$$

$$\text{V}_{\text{D}} = \text{V}_{\text{A}}$$

$$1.8 \text{V} \leq \text{V}_{\text{DR}} \leq \text{V}_{\text{D}}$$

$$1 \text{ MHz} \leq \text{f}_{\text{CLK}} \leq 80 \text{ MHz}$$

$$0.8 \text{V} \leq \text{V}_{\text{REF}} \leq 1.5 \text{V}$$

$$0.5 \text{V} \leq \text{V}_{\text{CM}} \leq 1.5 \text{V}$$

#### 1.1 ANALOG INPUTS

The ADC12L066 has two analog signal inputs,  $V_{IN}$ + and  $V_{IN}$ -. These two pins form a differential input pair. There is one reference input pin,  $V_{REF}$ .

#### 1.2 Reference Pins

The ADC12L066 is designed to operate with a 1.0V reference, but performs well with reference voltages in the range of 0.8V to 1.5V. Lower reference voltages will decrease the signal-to-noise ratio (SNR) of the ADC12L066. Increasing the reference voltage (and the input signal swing) beyond 1.5V may degrade THD for a full-scale input, especially at higher input frequencies. It is important that all grounds associated with the reference voltage and the input signal make connection to the analog ground plane at a single, quiet point in that plane to minimize the effects of noise currents in the ground path.

The ADC12L066 will perform well with reference voltages up to 1.5V for full-scale input frequencies up to 10 MHz. However, more headroom is needed as the input frequency increases, so the maximum reference voltage (and input swing) will decrease for higher full-scale input frequencies.

The three Reference Bypass Pins ( $V_{RP}$ ,  $V_{RM}$  and  $V_{RN}$ ) are made available for bypass purposes only. These pins should each be bypassed to ground with a 0.1  $\mu$ F capacitor. Smaller capacitor values will allow faster recovery from the power down mode, but may result in degraded noise performance. DO NOT LOAD these pins. Loading any of these pins may result in performance degradation.

The nominal voltages for the reference bypass pins are as follows:

$$V_{RM} = V_A / 2$$

$$V_{RP} = V_{RM} + V_{REF} / 2$$

$$V_{RN} = V_{RM} - V_{REF} / 2$$

The  $V_{RM}$  pin may be used as a common mode voltage source ( $V_{CM}$ ) for the analog input pins as long as no d.c. current is drawn from it. However, because the voltage at this pin is half that of the  $V_A$  supply pin, using these pins for a common mode source will result in reduced input headroom (the difference between the  $V_A$  supply voltage and the peak signal voltage at either analog input) and the possibility of reduced THD and SFDR performance. For this reason, it is recommended that  $V_A$  always exceed  $V_{REF}$  by at least 2 Volts. For high input frequencies it may be necessary to increase this headroom to maintain THD and SFDR performance. Alternatively, use  $V_{RN}$  for a  $V_{CM}$  source.

#### 1.3 SIGNAL INPUTS

The signal inputs are  $\rm V_{IN}+$  and  $\rm V_{IN}-.$  The input signal,  $\rm V_{IN},$  is defined as

$$V_{IN} = (V_{IN^+}) - (V_{IN} -)$$

Figure 2 shows the expected input signal range.

Note that the nominal input common mode voltage is  $V_{\rm REF}$  and the nominal input signals each run between the limits of  $V_{\rm REF}/2$  and  $3V_{\rm REF}/2$ . The Peaks of the input signals should never exceed the voltage described as

to maintain dynamic performance.

The ADC12L066 performs best with a differential input with each input centered around a common mode voltage,  $V_{CM}$  (minimum of 0.5V). The peak-to-peak voltage swing at both  $V_{IN}+$  and  $V_{IN}-$  should each not exceed the value of the reference voltage or the output data will be clipped.

The two input signals should be exactly 180° out of phase from each other and of the same amplitude. For single frequency (sine wave) inputs, angular errors result in a reduction of the effective full scale input. For a complex waveform, however, angular errors will result in distortion.




FIGURE 2. Expected Input Signal Range

For angular deviations of up to 10 degrees from these two signals being 180 out of phase with each other, the full scale error in LSB can be described as approximately

$$\mathsf{E}_{\mathsf{FS}} = \mathsf{dev}^{1.79}$$

Where dev is the angular difference between the two signals having a 180 $^{\circ}$  relative phase relationship to each other (see *Figure 3*). Drive the analog inputs with a source impedance less than 100 $\Omega$ .




FIGURE 3. Angular Errors Between the Two Input Signals Will Reduce the Output Level or Cause Distortion

For differential operation, each analog input pin of the differential pair should have a peak-to-peak voltage equal to the input reference voltage,  $V_{\rm REF}$ , and be centered around  $V_{\rm CM}$ .

#### 1.3.1 Single-Ended Input Operation

Single-ended performance is inferior to that with differential input signals, so single-ended operation is not recommended, However, if single-ended operation is required and the resulting performance degradation is acceptable, one of the analog inputs should be connected to the d.c. mid point voltage of the driven input. The peak-to-peak differential input signal should be twice the reference voltage to maximize SNR and SINAD performance (*Figure 2*b).

For example, set  $\rm V_{REF}$  to 0.5V, bias  $\rm V_{IN}-$  to 1.0V and drive  $\rm V_{IN}+$  with a signal range of 0.5V to 1.5V.

Because very large input signal swings can degrade distortion performance, better performance with a single-ended input can be obtained by reducing the reference voltage while maintaining a full-range output. Table 1. Input to Output

Relationship—Differential Input and Table 2. Input to Output Relationship—Single-Ended Input indicate the input to output relationship of the ADC12L066.

#### 1.3.2 Driving the Analog Inputs

The  $V_{\rm IN}^+$  and the  $V_{\rm IN}^-$  inputs of the ADC12L066 consist of an analog switch followed by a switched-capacitor amplifier. The capacitance seen at the analog input pins changes with the clock level, appearing as 8 pF when the clock is low, and 7 pF when the clock is high.

As the internal sampling switch opens and closes, current pulses occur at the analog input pins, resulting in voltage spikes at the signal input pins. As a driving amplifier attempts to counteract these voltage spikes, a damped oscillation may appear at the ADC analog input. The best amplifiers for driving the ADC12L066 input pins must be able to react to these spikes and settle before the switch opens and another sample is taken. The LMH6702 LMH6628, LMH6622 and the LMH6655 are good amplifiers for driving the ADC12L066.

To help isolate the pulses at the ADC input from the amplifier output, use RCs at the inputs, as can be seen in *Figure 5* and *Figure 6*. These components should be placed close to the ADC inputs because the input pins of the ADC is the most sensitive part of the system and this is the last opportunity to filter that input.

For Nyquist applications the RC pole should be at the ADC sample rate. The ADC input capacitance in the sample mode should be considered with setting the RC pole. Setting the pole in this manner will provide best SINAD performance.

To obtain best SNR performance, leave the RC values as calculated. To obtain best SINAD and ENOB performance, reduce the RC time constant until SNR and THD are numerically equal to each other. To obtain best distortion and SFDR performance, eliminate the RC altogether.

For undersampling applications, the RC pole should be set at about 1.5 to 2 times the maximum input frequency for narrow band applications. For wide band applications, the RC pole should be set at about 1.5 times the maximum input frequency to maintain a linear delay response.

A single-ended to differential conversion circuit is shown in Figure 5 and Table 3. Resistor values for Circuit of NS4771 gives resistor values for that circuit to provide input signals in a range of 1.0V  $\pm$ 0.5V at each of the differential input pins of the ADC12L066.

TABLE 3. Resistor values for Circuit of Figure 5

SIGNAL RANGE	R1	R2	R3	R4	R5, R6
0 - 0.25V	open	0Ω	124Ω	1500Ω	1000Ω
0 - 0.5V	0Ω	$open\Omega$	499Ω	1500Ω	499Ω
±0.25V	100Ω	698Ω	100Ω	698Ω	499Ω

#### 1.3.3 Input Common Mode Voltage

The input common mode voltage,  $V_{CM}$ , should be in the range of 0.5V to 1.5V and be of a value such that the peak excursions of the analog signal does not go more negative than ground or more positive than 0.8 Volts below the  $V_A$  supply voltage. The nominal  $V_{CM}$  should generally be about 1.0V, but  $V_{RM}$  or  $V_{RN}$  can be used as a  $V_{CM}$  source as long as no d.c. current is drawn from either of these pins.

#### 2.0 DIGITAL INPUTS

Digital inputs are TTL/CMOS compatible and consist of CLK,  $\overline{\text{OE}}$  and PD.

#### 2.1 CLK

The **CLK** signal controls the timing of the sampling process. Drive the clock input with a stable, low jitter clock signal in the range of 1 MHz to 80 MHz with rise and fall times of less than 2 ns. The trace carrying the clock signal should be as short as possible and should not cross any other signal line, analog or digital, not even at 90°.

The **CLK** signal also drives an internal state machine. If the **CLK** is interrupted, or its frequency is too low, the charge on internal capacitors can dissipate to the point where the accuracy of the output data will degrade. This is what limits the lowest sample rate to 1 MSPS.

The duty cycle of the clock signal can affect the performance of any A/D Converter. Because achieving a precise duty cycle is difficult, the ADC12L066 is designed to maintain performance over a range of duty cycles. While it is specified and performance is guaranteed with a 50% clock duty cycle, performance is typically maintained over a clock duty cycle range of 40% to 60%.

The clock line should be series terminated at the clock source in the characteristic impedance of that line if the clock line is longer than

$$\frac{t_r}{6 \times t_{prop}}$$

where  $t_r$  is the clock rise time and  $t_{prop}$  is the propagation rate of the signal along the trace. For a typical board of FR-4 material,  $t_{PROP}$  is about 150 ps/in, or 60 ps/cm. The **CLOCK** pin may need to be a.c. terminated with a series RC such that the resistor value is equal to the characteristic impedance of the clock line and the capacitor value is

$$C \ge \frac{1.2 \times 10^{-9} \times I}{Z_0}$$

where "I" is the line length in inches and  $Z_{\rm o}$  is the characteristic impedance of the clock line. This termination should be located as close as possible to, but within one centimeter of, the ADC12L066 clock pin as shown in *Figure 6*. It should also be located beyond the ADC clock pin as seen from the clock source.

Take care to maintain a constant clock line impedance throughout the length of the line and to properly terminate the source end of the line with its characteristic impedance. Refer to Application Note AN-905 for information on setting characteristic impedance.

#### 2.2 OE

The  $\overline{\text{OE}}$  pin, when high, puts the output pins into a high impedance state. When this pin is low the outputs are in the active state. The ADC12L066 will continue to convert whether this pin is high or low, but the output can not be read while the  $\overline{\text{OE}}$  pin is high.

Since ADC noise increases with increased output capacitance at the digital output pins, do use the TRI-STATE outputs of the ADC12L066 to drive a bus. Rather, each output pin should be located close to and drive a single digital input pin. To further reduce ADC noise, a 100  $\Omega$  resistor in series with each ADC digital output pin, located close to their respective pins, should be added to the circuit. See Section 3.0.

#### 2.3 PD

The PD pin, when high, holds the ADC12L066 in a power-down mode to conserve power when the converter is not being used. The power consumption in this state is 50 mW with a 66 MHz clock and 30 mW if the clock is stopped. The output data pins are undefined in this mode. The data in the pipeline is corrupted while in the power down mode.

The Power Down Mode Exit Cycle time is determined by the value of the capacitors on pins 30, 31 and 32 and is about 300 ns with the recommended 0.1  $\mu$ F on these pins. These capacitors loose their charge in the Power Down mode and must be recharged by on-chip circuitry before conversions can be accurate. Smaller capacitor values allow faster recovery from the power down mode, but can result in a reduction in SNR, SINAD and ENOB performance.

#### 3.0 OUTPUTS

The ADC12L066 has 12 TTL/CMOS compatible Data Output pins. The offset binary data is present at these outputs while the  $\overline{\text{OE}}$  and PD pins are low. While the  $t_{\text{OD}}$  time provides information about output timing, a simple way to capture a valid output is to latch the data on the *rising edge* of the conversion clock (pin 10).

Be very careful when driving a high capacitance bus. The more capacitance the output drivers must charge for each conversion, the more instantaneous digital current flows through  $V_{\rm DR}$  and DR GND. These large charging current spikes can cause on-chip ground noise and couple into the analog circuitry, degrading dynamic performance. Adequate bypassing, limiting output capacitance and careful attention to the ground plane will reduce this problem. Additionally, bus capacitance beyond the specified 15 pF/pin will cause  $t_{\rm OD}$  to increase, making it difficult to properly latch the ADC output data. The result could be an apparent reduction in dynamic performance.

To minimize noise due to output switching, minimize the load currents at the digital outputs. This can be done by connecting buffers between the ADC outputs and any other circuitry (74ACQ541, for example). Only one driven input should be connected to each output pin. Additionally, inserting series resistors of  $100\Omega$  at the digital outputs, close to the ADC pins, will isolate the outputs from trace and other circuit capacitances and limit the output currents, which could otherwise result in performance degradation. See *Figure 4*.

While the ADC12L066 will operate with V $_{DR}$  voltages down to 1.8V, t $_{OD}$  increases with reduced V $_{DR}$ . Be careful of external timing when using reduced V $_{DR}$ .




FIGURE 4. Simple Application Circuit with Single-Ended to Differential Buffer




FIGURE 5. Differential Drive Circuit of Figure 4




FIGURE 6. Driving the Signal Inputs with a Transformer

#### 4.0 POWER SUPPLY CONSIDERATIONS

The power supply pins should be bypassed with a 10  $\mu$ F capacitor and with a 0.1  $\mu$ F ceramic chip capacitor within a centimeter of each power pin. Leadless chip capacitors are preferred because they have low series inductance.

As is the case with all high-speed converters, the ADC12L066 is sensitive to power supply noise. Accordingly, the noise on the analog supply pin should be kept below 100 mV<sub>P-P</sub>.

No pin should ever have a voltage on it that is in excess of the supply voltages, not even on a transient basis. Be especially careful of this during turn on and turn off of power.

The  $V_{DR}$  pin provides power for the output drivers and may be operated from a supply in the range of 1.8V to  $V_D$ . This can simplify interfacing to devices and systems operating with supplies less than  $V_D$ . Note, however, that  $t_{OD}$  increases with reduced  $V_{DR}$ . **DO NOT operate the V\_{DR} pin at a voltage higher than V\_D.** 

#### 5.0 LAYOUT AND GROUNDING

Proper grounding and proper routing of all signals are essential to ensure accurate conversion. Maintaining separate analog and digital areas of the board, with the ADC12L066 between these areas, is required to achieve specified performance.

The ground return for the data outputs (DR GND) carries the ground current for the output drivers. The output current can exhibit high transients that could add noise to the conversion process. To prevent this from happening, the DR GND pins should NOT be connected to system ground in close proximity to any of the ADC12L066's other ground pins.

Capacitive coupling between the typically noisy digital circuitry and the sensitive analog circuitry can lead to poor performance. The solution is to keep the analog circuitry separated from the digital circuitry, and to keep the clock line as short as possible.

Digital circuits create substantial supply and ground current transients. The logic noise thus generated could have significant impact upon system noise performance. The best logic family to use in systems with A/D converters is one which employs non-saturating transistor designs, or has low noise characteristics, such as the 74LS, 74HC(T) and 74AC(T)Q families. The worst noise generators are logic families that draw the largest supply current transients during clock or signal edges, like the 74F and the 74AC(T) families.

The effects of the noise generated from the ADC output switching can be minimized through the use of  $100\Omega$  resistors in series with each data output line. Locate these resistors as close to the ADC output pins as possible.

Since digital switching transients are composed largely of high frequency components, total ground plane copper

weight will have little effect upon the logic-generated noise. This is because of the skin effect. Total surface area is more important than is total ground plane volume.

Generally, analog and digital lines should cross each other at 90° to avoid crosstalk. To maximize accuracy in high speed, high resolution systems, however, avoid crossing analog and digital lines altogether. It is important to keep clock lines as short as possible and isolated from ALL other lines, including

other digital lines. Even the generally accepted 90° crossing should be avoided with the clock line as even a little coupling can cause problems at high frequencies. This is because other lines can introduce jitter into the clock line, which can lead to degradation of SNR. Also, the high speed clock can introduce noise into the analog chain.

Best performance at high frequencies and at high resolution is obtained with a straight signal path. That is, the signal path through all components should form a straight line wherever possible.




FIGURE 7. Example of a Suitable Layout

Be especially careful with the layout of inductors. Mutual inductance can change the characteristics of the circuit in which they are used. Inductors should *not* be placed side by side, even with just a small part of their bodies beside each other.

The analog input should be isolated from noisy signal traces to avoid coupling of spurious signals into the input. Any external component (e.g., a filter capacitor) connected between the converter's input pins and ground or to the reference input pin and ground should be connected to a very clean point in the ground plane.

Figure 7 gives an example of a suitable layout. All analog circuitry (input amplifiers, filters, reference components, etc.) should be placed in the analog area of the board. All digital circuitry and I/O lines should be placed in the digital area of the board. The ADC12L066 should be between these two areas. Furthermore, all components in the reference circuitry and the input signal chain that are connected to ground should be connected together with short traces and enter the ground plane at a single, quiet point. All ground connections should have a low inductance path to ground.

#### **6.0 DYNAMIC PERFORMANCE**

To achieve the best dynamic performance, the clock source driving the CLK input must be free of jitter. Isolate the ADC clock from any digital circuitry with buffers, as with the clock tree shown in *Figure 8*.

As mentioned in Section 5.0, it is good practice to keep the ADC clock line as short as possible and to keep it well away

from any other signals. Other signals can introduce jitter into the clock signal, which can lead to reduced SNR performance, and the clock can introduce noise into other lines. Even lines with 90° crossings have capacitive coupling, so try to avoid even these 90° crossings of the clock line.




FIGURE 8. Isolating the ADC Clock from other Circuitry with a Clock Tree

#### 7.0 COMMON APPLICATION PITFALLS

**Driving the inputs (analog or digital) beyond the power supply rails.** For proper operation, all inputs should not go more than 100 mV beyond the supply rails (more than 100 mV below the ground pins or 100 mV above the supply pins). Exceeding these limits on even a transient basis may

cause faulty or erratic operation. It is not uncommon for high speed digital components (e.g., 74F and 74AC devices) to exhibit overshoot or undershoot that goes above the power supply or below ground. A resistor of about  $50\Omega$  to  $100\Omega$  in series with any offending digital input, close to the signal source, will eliminate the problem.

Do not allow input voltages to exceed the supply voltage, even on a transient basis. Not even during power up or power down.

Be careful not to overdrive the inputs of the ADC12L066 with a device that is powered from supplies outside the range of the ADC12L066 supply. Such practice may lead to conversion inaccuracies and even to device damage.

Attempting to drive a high capacitance digital data bus. The more capacitance the output drivers must charge for each conversion, the more instantaneous digital current flows through  $V_{\rm DR}$  and DR GND. These large charging current spikes can couple into the analog circuitry, degrading dynamic performance. Adequate bypassing and maintaining separate analog and digital areas on the pc board will reduce this problem.

Additionally, bus capacitance beyond the specified 15 pF/pin will cause  $t_{\rm OD}$  to increase, making it difficult to properly latch the ADC output data. The result could, again, be a reduction in dynamic performance.

The digital data outputs should be buffered (with 74ACQ541, for example). Dynamic performance can also be improved by adding series resistors at each digital output, close to the ADC12L066, which reduces the energy coupled back into the converter output pins by limiting the output current. A reasonable value for these resistors is  $100\Omega$ .

#### Using an inadequate amplifier to drive the analog input.

As explained in Section 1.3, the capacitance seen at the input alternates between 8 pF and 7 pF, depending upon the phase of the clock. This dynamic load is more difficult to drive than is a fixed capacitance.

If the amplifier exhibits overshoot, ringing, or any evidence of instability, even at a very low level, it will degrade performance. A small series resistor at each amplifier output and a capacitor across the analog inputs (as shown in *Figures 5, 6*) will improve performance. The LMH6702, LMH6628, LMH6622 and LMH6655 have been successfully used to drive the analog inputs of the ADC12L066.

Also, it is important that the signals at the two inputs have exactly the same amplitude and be exactly 180° out of phase with each other. Board layout, especially equality of the length of the two traces to the input pins, will affect the effective phase between these two signals. Remember that an operational amplifier operated in the non-inverting configuration will exhibit more time delay than will the same device operating in the inverting configuration.


Operating with the reference pins outside of the specified range. As mentioned in Section 1.2,  $V_{\rm REF}$  should be in the range of

$$0.8V \le V_{REF} \le 1.5V$$

Operating outside of these limits could lead to performance degradation.

Using a clock source with excessive jitter, using excessively long clock signal trace, or having other signals coupled to the clock signal trace. This will cause the sampling interval to vary, causing excessive output noise and a reduction in SNR and SINAD performance.

### Physical Dimensions inches (millimeters) unless otherwise noted



32-Lead LQFP Package Ordering Number ADC12L066CIVY NS Package Number VBE32A

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### **BANNED SUBSTANCE COMPLIANCE**

National Semiconductor certifies that the products and packing materials meet the provisions of the Customer Products Stewardship Specification (CSP-9-111C2) and the Banned Substances and Materials of Interest Specification (CSP-9-111S2) and contain no "Banned Substances" as defined in CSP-9-111S2.



National Semiconductor Americas Customer Support Center

Email: new.feedback@nsc.com Tel: 1-800-272-9959

www.national.com

National Semiconductor Europe Customer Support Center Fax: +49 (0) 180-530 85 86

Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 69 9508 6208
English Tel: +44 (0) 870 24 0 2171
Français Tel: +33 (0) 1 41 91 8790

National Semiconductor Asia Pacific Customer Support Center Email: ap.support@nsc.com National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560