- EPIC™ (Enhanced-Performance Implanted CMOS) 2-µ Process
- Typical V<sub>OLP</sub> (Output Ground Bounce)
   < 0.8 V at V<sub>CC</sub>, T<sub>A</sub> = 25°C
- Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot)
   2 V at V<sub>CC</sub>, T<sub>A</sub> = 25°C
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA JESD 17
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), Ceramic Flat (W) Packages, Chip Carriers (FK), and (J) 300-mil DIPs


### description

These hex Schmitt-trigger inverters are designed for 2.7-V to 5.5-V  $V_{CC}$  operation.


The 'LV14 devices contain six independent inverters. These devices perform the Boolean function  $Y = \overline{A}$ .

The SN54LV14 is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to 125°C. The SN74LV14 is characterized for operation from  $-40^{\circ}$ C to  $85^{\circ}$ C.

### SN54LV14...J OR W PACKAGE SN74LV14...D, DB, OR PW PACKAGE (TOP VIEW)



## SN54LV14 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

# FUNCTION TABLE (each inverter)

INPUT	OUTPUT
Α	Υ
Н	L
L	Н



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.



SCLS187C - FEBRUARY 1993 - REVISED FEBRUARY 1998

#### logic symbol† ┚ 1Y 3 4 2Y 5 **3A** 9 8 4A 4Y 11 10 5Y 5A 13 12 6Y 6A

### logic diagram (positive logic)



Pin numbers shown are for the D, DB, J, PW, and W packages.

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V <sub>CC</sub>	0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	$\dots$ -0.5 V to V <sub>CC</sub> + 0.5 V
Output voltage range, V <sub>O</sub> (see Notes 1 and 2)	$\dots$ -0.5 V to V <sub>CC</sub> + 0.5 V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ )	±20 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ )	±50 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )	±25 mA
Continuous current through V <sub>CC</sub> or GND	±50 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 3): D package	127°C/W
DB package	158°C/W
PW package	170°C/W
Storage temperature range, T <sub>stq</sub>	–65°C to 150°C

<sup>‡</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stressratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
  - 2. This value is limited to 7 V maximum.
  - 3. The package thermal impedance is calculated in accordance with JESD 51.

### recommended operating conditions (see Note 4)

			SN54	SN54LV14		SN74LV14		
			MIN	MAX	MIN MAX		UNIT	
Vсс	Supply voltage		2.7	5.5	2.7	5.5	V	
\/	High lovel input veltage	V <sub>CC</sub> = 2.7 V to 3.6 V	2.4		2.4		V	
VIH	High-level input voltage	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	3.55	2	3.55		V	
V <sub>IL</sub> Low-level input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.4	0.4 0		V		
	Low-level input voltage	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		1.25		1.25	V	
VI	Input voltage		0,	Vcc	0	VCC	V	
Vo	Output voltage		9	VCC	0	VCC	V	
la	High lovel output output	V <sub>CC</sub> = 2.7 V to 3.6 V	0	-6		-6	A	
ЮН	High-level output current	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	2	-12		-12	mA	
l <sub>OL</sub>	Low level output ourrent	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	6			6	mA	
	Low-level output current $V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$			12		12		
TA	Operating free-air temperature		-55	125	-40	85	°C	

NOTE 4: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS		SN54LV14			SN74LV14			UNIT
PARAMETER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	MIN	TYP	MAX	UNII
		2.7 V	1	3	2	1		2	
V <sub>T+</sub>		3 V	1.2	24	2.2	1.2		2.2	
Positive-going		3.6 V	1.5	2	2.4	1.5		2.4	V
threshold		4.5 V	1.7	7	3.2	1.7		3.2	
		5.5 V	2.1	)	3.9	2.1		3.9	
		2.7 V	0.4		1.4	0.4		1.4	
V <sub>T</sub> _		3 V	0.6		1.5	0.6		1.5	
Negative-going		3.6 V	0.8		1.8	0.8		1.8	V
threshold		4.5 V	0.9		2.25	0.9		2.25	
		5.5 V	1.1		2.75	1.1		2.75	
		2.7 V	0.3		1.1	0.3		1.1	
		3 V	0.4		1.2	0.4		1.2	
$\Delta V_T$ Hysteresis ( $V_{T+} - V_{T-}$ )		3.6 V	0.4		1.2	0.4		1.2	V
		4.5 V	0.4		1.4	0.4		1.4	
		5.5 V	0.5		1.5	0.5		1.5	
	I <sub>OH</sub> = -100 μA	2.7 V to 5.5 V	V <sub>CC</sub> - 0.	.2		V <sub>CC</sub> - 0.2	2		
V <sub>OH</sub>	I <sub>OH</sub> = -6 mA	3 V	2.4			2.4			V
	I <sub>OH</sub> = -12 mA	4.5 V	3.6			3.6			
	I <sub>OL</sub> = 100 μA	2.7 V to 5.5 V		, s	0.2			0.2	
V <sub>OL</sub>	I <sub>OL</sub> = 6 mA	3 V		N.	0.4			0.4	V
	I <sub>OL</sub> = 12 mA	4.5 V		Q.	0.55			0.55	
1.	V. Vaaar CND	3.6 V		<b>^</b>	±1			±1	μΑ
ΙĮ	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V	70	)	±1			±1	μΑ
Icc	VI = VCC or GND, I <sub>O</sub> = 0	3.6 V	80		20			20	^
		5.5 V	Q.		20			20	μΑ
∆ICC	One input at V <sub>CC</sub> – 0.6 V, Other inputs at V <sub>CC</sub> or GND	3 V to 3.6 V			500			500	μΑ
0.	Vi = Vcc or GND	3.3 V		2.5			2.5		
Ci		5 V		3			3		pF

# switching characteristics over recommended operating free-air temperature range, $C_L$ = 50 pF (unless otherwise noted) (see Figure 1)

			SN54LV14						
PARAMETER FROM TO (OUTPUT)	$V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$ $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ $V_{CC} = 2.7 \text{ V}$	UNIT							
	MIN TYP MAX MIN TYP MAX MIN MAX								
<sup>t</sup> pd	А	Y	8 18 12 22 25	ns					

### SN54LV14, SN74LV14 HEX SCHMITT-TRIGGER INVERTERS

SCLS187C - FEBRUARY 1993 - REVISED FEBRUARY 1998


# switching characteristics over recommended operating free-air temperature range, $C_L$ = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER						SN74	LV14				
	FROM (INPLIT)	FROM TO (NPUT) (OUTPUT)	$V_{CC} = 5 V \pm 0$		).5 V	V <sub>CC</sub> = 3.3 V ±		3.3 V $\pm$ 0.3 V		V <sub>CC</sub> = 2.7 V	
	( 01)		MIN	TYP	MAX	MIN	TYP	MAX	MIN	MAX	
<sup>t</sup> pd	А	Υ		8	18		12	22		25	ns

## operating characteristics, $T_A = 25^{\circ}C$

PARAMETER		TEST CONDITIONS	VCC	TYP	UNIT
Co. 4. Power dissipation consultance per inverter	$C_1 = 50  pF$ , $f = 10  MHz$	3.3 V	22	nE	
Cpd	Power dissipation capacitance per inverter	$C_L = 50 \text{ pr},  f = 10 \text{ MHz}$	5 V	24	рF

### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>I</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \ \Omega$ ,  $t_f \leq 2.5 \ ns$

**ENABLE AND DISABLE TIMES** 

LOW- AND HIGH-LEVEL ENABLING

- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.

**PROPAGATION DELAY TIMES** 

**INVERTING AND NONINVERTING OUTPUTS** 

- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated