

DATA SHEET

TDA7040T Low voltage PLL stereo decoder

Product specification
File under Integrated Circuits, IC01

September 1986

Low voltage PLL stereo decoder**TDA7040T****GENERAL DESCRIPTION**

The TDA7040T is a monolithic integrated circuit for low cost FM stereo radios with an absolute minimum of peripheral components and a simple lay-out.

Features

- Built-in four pole low pass filter with a 70 kHz corner frequency suppressing unwanted out-of-band input signals
- Fully integrated 228 kHz oscillator
- Pilot presence detector and soft mono/stereo blend
- Built-in interference suppression
- External stereo lamp driver applicable
- Adjustable gain.

QUICK REFERENCE DATA

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply voltage (pin 4)	V_P	1,8	–	6	V
Supply current $V_P = 3$ V	I_P	–	3	–	mA
Total harmonic distortion	THD	–	0,3	–	%
Signal to noise ratio	$S/(S + N)$	–	70	–	dB
Channel separation	α	–	40	–	dB

PACKAGE OUTLINE

8-lead mini-pack; plastic (S08; SOT96A); SOT96-1; 1996 July 24.

Low voltage PLL stereo decoder

TDA7040T




Fig.1 Block diagram.

RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply voltage range	V_p	-	-	7	V
Operating ambient temperature	T_{amb}	-10	-	+ 70	°C
Storage temperature range	T_{stg}	-55	-	+ 150	°C

Low voltage PLL stereo decoder

TDA7040T

CHARACTERISTICS

$V_P = 3\text{ V}$; $T_{\text{amb}} = 25\text{ °C}$; test circuit Fig.2; unless otherwise specified

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply voltage (pin 4)	V_P	1,8	3,0	6,0	V
Supply current	I_P	–	3	4	mA
Output voltage (r.m.s. value) $V_{i(\text{rms})}$ L and R 120 mV; $f = 1\text{ kHz}$	$V_{5, 6-1}$	–	240	–	mV
Channel balance $V_{i(\text{rms})}$ L and R 40mV; $f = 1\text{ kHz}$	ΔG_V	–	0	1	dB
Output resistance	R_O	–	5	–	$k\Omega$
Total harmonic distortion $V_{i(\text{rms})}$ L and R 40 mV; $f = 1\text{ kHz}$	THD	–	0,1	–	%
Total harmonic distortion $V_{i(\text{rms})}$ L and R 40 mV; $f = 1\text{ kHz}$; $V_{p(\text{rms})} = 12\text{ mV}$	THD	–	0,3	–	%
Signal-to-noise ratio $V_{i(\text{rms})} = 120\text{ mV}$; $f = 1\text{ kHz}$	$S/(S + N)$	–	70	–	dB
Signal-to-noise ratio $V_{i(\text{rms})} = 120\text{ mV}$; $f = 1\text{ kHz}$ $V_{p(\text{rms})} = 12\text{ mV}$	$S/(S + N)$	–	70	–	dB
Channel separation $V_{i(\text{rms})}$ L and R 40 mV; $f = 1\text{ kHz}$; $V_{p(\text{rms})} = 12\text{ mV}$	α	–	40	–	dB
Capture range $V_{p(\text{rms})} = 12\text{ mV}$; deviation from centre frequency	Δf	–	± 3	–	%
Carrier leak $V_{i(\text{rms})}$ L and R 120 mV; $V_{p(\text{rms})} = 12\text{ mV}$; $f = 1\text{ kHz}$; $f = 19\text{ kHz}$		–	30	–	dB
		–	50	–	dB
SCA (Subsidiary Communications Authorization) rejection $V_{i(\text{rms})}$ L and R 120 mV; $V_{p(\text{rms})} = 12\text{ mV}$; $f = 1\text{ kHz}$; $V_{\text{SCA}(\text{RMS})} = 12\text{ mV}$; $f = 67\text{ kHz}$	α_{67}	–	70	–	dB

Low voltage PLL stereo decoder

TDA7040T

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
ACI (Adjacent channel interference) $V_{i(rms)}$ L and R 120 mV; $V_{p(rms)} = 12$ mV; $f = 1$ kHz; $V_{ACI(RMS)} = 1,3$ mV; $f = 114$ kHz $V_{ACI(RMS)} = 1,3$ mV; $f = 190$ kHz	α_{114} α_{119}	—	90 85	—	dB dB
Traffic radio (V.W.F.) suppression $\alpha_{57(VWF)} = \frac{V_{o(signal)} \text{ (at 1 kHz)}}{V_{o(spurious)} \text{ (at 1 kHz } \pm 23 \text{ Hz)}}$ measured with: 91% stereo signal; $f_m = 1$ kHz; 9% pilot signal; 5% traffic subcarrier ($f = 57$ kHz, $f_m = 23$ Hz AM, $m = 60\%$)	$\alpha_{57(VWF)}$	—	75	—	dB




Fig.2 Test circuit.

Low voltage PLL stereo decoder

TDA7040T




Fig.3 Application diagram in combination with TDA7021T and TDA7050T.

Low voltage PLL stereo decoder


TDA7040T

CHARACTERISTICS

Of the combination TDA7021T, TDA7040T and TDA7050T (Fig.3).

Conditions unless otherwise specified: $V_{vhf(rms)} = 1\text{ mV}$; $f_{hf} = 97\text{ MHz}$; $f_{dev} = 22,5\text{ kHz}$; $f_{dev\ pilot} = 6,75\text{ kHz}$; noise measured unweighted in a range from 400 Hz to 15 kHz.

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Total harmonic distortion (pilot on)					
$V_i = (L + R)\text{ signal}; f_{mod} = 1\text{ kHz}$	THD	–	0,5	–	%
$V_i = L\text{ signal}; f_{mod} = 1\text{ kHz}$	THD	–	1,0	–	%
Signal to noise ratio					
$V_i = (L + R)\text{ signal}; f_{mod} = 1\text{ kHz}$ pilot off	$S/(S + N)$	–	56	–	dB
pilot on	$S/(S + N)$	–	50	–	dB
Channel separation					
$V_i = L\text{-signal}, f_{mod} = 1\text{ kHz};$ pilot on; $f_{RF} = 97\text{ MHz}$	α	–	26	–	dB
$V_i = L\text{-signal}, f_{mod} = 1\text{ kHz};$ pilot on; $f_{RF} = 87,5\text{ MHz}$ and 108 MHz	α	–	14	–	dB
Output voltage (pilot off)					
$V_i = (L + R)\text{ signal}, f_{mod} = 1\text{ kHz}$	$V_{o(rms)}$	–	80	–	mV



Low voltage PLL stereo decoder

TDA7040T




Fig.5 Signal/noise and channel separation behaviour in Fig.3. at $R1 = 270\text{ k}\Omega$ and $R2 = 13\text{ k}\Omega$; without diode BAW62.




Fig.6 Signal/noise and channel separation behaviour in Fig.3. at $R1 = 200\text{ k}\Omega$, $R2 = 30\text{ k}\Omega$; with diode BAW62.


Low voltage PLL stereo decoder

TDA7040T

PACKAGE OUTLINE

SO8: plastic small outline package; 8 leads; body width 3.9 mm

SOT96-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁	A ₂	A ₃	b _p	c	D ⁽¹⁾	E ⁽²⁾	e	H _E	L	L _p	Q	v	w	y	z ⁽¹⁾	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	5.0 4.8	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8° 0°
inches	0.069	0.010 0.004	0.057 0.049	0.01	0.019 0.014	0.0100 0.0075	0.20 0.19	0.16 0.15	0.050	0.244 0.228	0.041	0.039 0.016	0.028 0.024	0.01	0.01	0.004	0.028 0.012	

Notes

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
2. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT96-1	076E03S	MS-012AA				95-02-04 97-05-22

Low voltage PLL stereo decoder

TDA7040T

SOLDERING

Introduction

There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these situations reflow soldering is often used.

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *"IC Package Databook"* (order code 9398 652 90011).

Reflow soldering

Reflow soldering techniques are suitable for all SO packages.

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several techniques exist for reflowing; for example, thermal conduction by heated belt. Dwell times vary between 50 and 300 seconds depending on heating method. Typical reflow temperatures range from 215 to 250 °C.

Preheating is necessary to dry the paste and evaporate the binding agent. Preheating duration: 45 minutes at 45 °C.

Wave soldering

Wave soldering techniques can be used for all SO packages if the following conditions are observed:

- A double-wave (a turbulent wave with high upward pressure followed by a smooth laminar wave) soldering technique should be used.
- The longitudinal axis of the package footprint must be parallel to the solder flow.
- The package footprint must incorporate solder thieves at the downstream end.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Maximum permissible solder temperature is 260 °C, and maximum duration of package immersion in solder is 10 seconds, if cooled to less than 150 °C within 6 seconds. Typical dwell time is 4 seconds at 250 °C.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

Repairing soldered joints

Fix the component by first soldering two diagonally-opposite end leads. Use only a low voltage soldering iron (less than 24 V) applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C. When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 °C.

Low voltage PLL stereo decoder

TDA7040T

DEFINITIONS

Data sheet status	
Objective specification	This data sheet contains target or goal specifications for product development.
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.
Product specification	This data sheet contains final product specifications.
Limiting values	
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.	
Application information	
Where application information is given, it is advisory and does not form part of the specification.	

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.