

DATA SHEET

TDA8358J

Full bridge vertical deflection output circuit in LVDMOS with east-west amplifier

Product specification
File under Integrated Circuits, IC02

1999 Dec 22

Full bridge vertical deflection output circuit in LVDMOS with east-west amplifier

TDA8358J

FEATURES

- Few external components required
- High efficiency fully DC coupled vertical bridge output circuit
- Vertical flyback switch with short rise and fall times
- Built-in guard circuit
- Thermal protection circuit
- Improved EMC performance due to differential inputs
- East-west output stage.

GENERAL DESCRIPTION

The TDA8358J is a power circuit for use in 90° and 110° colour deflection systems for 25 to 200 Hz field frequencies, and for 4 : 3 and 16 : 9 picture tubes. The IC contains a vertical deflection output circuit, operating as a high efficiency class G system. The full bridge output circuit allows DC coupling of the deflection coil in combination with single positive supply voltages.

The east-west output stage is able to supply the sink current for a diode modulator circuit.

The IC is constructed in a Low Voltage DMOS (LVDMOS) process that combines bipolar, CMOS and DMOS devices. DMOS transistors are used in the output stage because of absence of second breakdown.

QUICK REFERENCE DATA

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
|---|---|-----------------|--------|------|-----------|------|
| Supplies | | | | | | |
| V_P | supply voltage | | 7.5 | 12 | 18 | V |
| V_{FB} | flyback supply voltage | | $2V_P$ | 45 | 66 | V |
| $I_{q(P)(av)}$ | average quiescent supply current | during scan | – | 10 | 15 | mA |
| $I_{q(FB)(av)}$ | average quiescent flyback supply current | during scan | – | – | 10 | mA |
| P_{EW} | east-west power dissipation | | – | – | 4 | W |
| P_{tot} | total power dissipation | | – | – | 15 | W |
| Inputs and outputs | | | | | | |
| $V_{i(dif)(p-p)}$ | differential input voltage (peak-to-peak value) | | – | 1000 | 1500 | mV |
| $I_{o(p-p)}$ | output current (peak-to-peak value) | | – | – | 3.2 | A |
| Flyback switch | | | | | | |
| $I_{o(peak)}$ | maximum (peak) output current | $t \leq 1.5$ ms | – | – | ± 1.8 | A |
| East-west amplifier | | | | | | |
| V_o | output voltage | | – | – | 68 | V |
| $V_{I(bias)}$ | input bias voltage | | 2 | – | 3.2 | V |
| I_o | output current | | – | – | 750 | mA |
| Thermal data; in accordance with IEC 747-1 | | | | | | |
| T_{stg} | storage temperature | | –55 | – | +150 | °C |
| T_{amb} | ambient temperature | | –25 | – | +75 | °C |
| T_j | junction temperature | | – | – | 150 | °C |

Full bridge vertical deflection output circuit
in LVDMOS with east-west amplifier

TDA8358J

ORDERING INFORMATION

| TYPE NUMBER | PACKAGE | | |
|-------------|---------|--|----------|
| | NAME | DESCRIPTION | VERSION |
| TDA8358J | DBS13P | plastic DIL-bent-SIL power package; 13 leads (lead length 12 mm) | SOT141-6 |

BLOCK DIAGRAM




Fig.1 Block diagram.

Full bridge vertical deflection output circuit
in LVDMOS with east-west amplifier

TDA8358J

PINNING

| SYMBOL | PIN | DESCRIPTION |
|-----------------|-----|------------------------|
| INA | 1 | input A |
| INB | 2 | input B |
| V _P | 3 | supply voltage |
| OUTB | 4 | output B |
| INEW | 5 | east-west input |
| VGND | 6 | vertical ground |
| EWGND | 7 | east-west ground |
| OUTEW | 8 | east-west output |
| V _{FB} | 9 | flyback supply voltage |
| OUTA | 10 | output A |
| GUARD | 11 | guard output |
| FEEDB | 12 | feedback input |
| COMP | 13 | compensation input |




Fig.2 Pin configuration.

FUNCTIONAL DESCRIPTION

Vertical output stage

The vertical driver circuit has a bridge configuration. The deflection coil is connected between the complimentary driven output amplifiers. The differential input circuit is voltage driven. The input circuit is specially designed for direct connection to driver circuits delivering a differential signal but it is also suitable for single-ended applications. The output currents of the driver device are converted to voltages by the conversion resistors R_{CV1} and R_{CV2} (see Fig.3) connected to pins INA and INB. The differential input voltage is compared with the voltage across the measuring resistor R_M, providing internal feedback information. The voltage across R_M is proportional with the output current. The relationship between the differential input current and the output current is defined by:

$$2 \times I_{i(dif)(p-p)} \times R_{CV} = I_{o(p-p)} \times R_M$$

The output current should measure 0.5 to 3.2 A (p-p) and is determined by the value of R_M and R_{CV}. The allowable input voltage range is 100 mV to 1.6 V for each input. The formula given does not include internal bondwire resistances. Depending on the value of R_M and the internal bondwire resistance (typical value 50 mΩ) the actual value of the current in the deflection coil will be about 5% lower than calculated.

Flyback supply

The flyback voltage is determined by the flyback supply voltage V_{FB}. The principle of two supply voltages (class G) allows to use an optimum supply voltage V_P for scan and an optimum flyback supply voltage V_{FB} for flyback, thus very high efficiency is achieved. The available flyback output voltage across the coil is almost equal to V_{FB}, due to the absence of a coupling capacitor which is not required in a bridge configuration. The very short rise and fall times of the flyback switch are determined mainly by the slew-rate value of more than 300 V/μs.

Protection

The output circuit contains protection circuits for:

- Too high die temperature
- Overvoltage of output A.

Full bridge vertical deflection output circuit in LVDMOS with east-west amplifier

TDA8358J

Guard circuit

A guard circuit with output pin GUARD is provided.

The guard circuit generates a HIGH-level during the flyback period. The guard circuit is also activated for one of the following conditions:

- During thermal protection ($T_j \approx 170\text{ °C}$)
- During an open-loop condition.

The guard signal can be used for blanking the picture tube and signalling fault conditions. The vertical synchronization pulses of the guard signal can be used by an On Screen Display (OSD) microcontroller.

Damping resistor compensation

HF loop stability is achieved by connecting a damping resistor R_{D1} (see Fig.4) across the deflection coil. The current values in R_{D1} during scan and flyback are significantly different. Both the resistor current and the deflection coil current flow into measuring resistor R_M , resulting in a too low deflection coil current at the start of the scan.

The difference in the damping resistor current values during scan and flyback have to be externally compensated in order to achieve a short settling time.

For that purpose a compensation resistor R_{CMP} is connected between pins OUTA and COMP. The value of R_{CMP} is calculated by:

$$R_{CMP} = \frac{(V_{FB} - V_{loss(FB)} - V_P) \times R_{D1} \times (R_S + 300)}{(V_{FB} - V_{loss(FB)} - I_{coil(peak)} \times R_{coil}) \times R_M}$$

where:

- R_{coil} is the coil resistance
- $V_{loss(FB)}$ is the voltage loss between pins V_{FB} and OUTA at flyback.

East-west amplifier

The east-west amplifier is a current driver sinking the current of a diode modulator circuit. A feedback resistor R_{EWF} (see Fig.4) has to be connected between the input and output of the inverting east-west amplifier in order to convert the east-west correction input current into an output voltage. The output voltage of the east-west circuit at pin OUTEW is given by:

$$V_o \approx I_i \times R_{EWF} + V_i$$

The maximum output voltage is $V_{o(max)} = 68\text{ V}$, while the maximum output current of the circuit is $I_{o(max)} = 750\text{ mA}$.

Full bridge vertical deflection output circuit in LVDMOS with east-west amplifier

TDA8358J

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

| SYMBOL | PARAMETER | CONDITIONS | MIN. | MAX. | UNIT |
|-------------------------|---|---|--------------------|--------------------------------|--------------------|
| V_P | supply voltage | | – | 18 | V |
| V_{FB} | flyback supply voltage | | – | 68 | V |
| $\Delta V_{VGND-EWGND}$ | voltage difference between pins VGND and EWGND | | – | 0.3 | V |
| V_n | DC voltage pins OUTA and OUTEW pin OUTB pins INA, INB, INEW, GUARD, FEEDB, and COMP | note 1 | – – –0.5 | 68 V_P V_P | V V V |
| I_n | DC current pins OUTA and OUTB pins OUTA and OUTB pins INA, INB, INEW, GUARD, FEEDB, and COMP pin OUTEW | during scan (p-p) at flyback (peak); $t \leq 1.5$ ms | – – –20 – | 3.2 ± 1.8 +20 750 | A A mA mA |
| I_{lu} | latch-up current | input current into any pin; pin voltage is $1.5 \times V_P$; $T_j = 150$ °C input current out of any pin; pin voltage is $-1.5 \times V_P$; $T_j = 150$ °C | – –200 | +200 – | mA mA |
| V_{es} | electrostatic handling voltage | machine model; note 2 human body model; note 3 | –300 –2000 | +300 +2000 | V V |
| P_{EW} | east-west power dissipation | note 4 | – | 4 | W |
| P_{tot} | total power dissipation | | – | 15 | W |
| T_{stg} | storage temperature | | –55 | +150 | °C |
| T_{amb} | ambient temperature | | –25 | +75 | °C |
| T_j | junction temperature | note 5 | – | 150 | °C |

Notes

- When the voltage at pin OUTA supersedes 70 V the circuit will limit the voltage.
- Equivalent to 200 pF capacitance discharge through a 0 Ω resistor.
- Equivalent to 100 pF capacitance discharge through a 1.5 k Ω resistor.
- For repetitive time durations of $t < 0.1$ ms or a non repetitive time duration of $t < 5$ ms the maximum (peak) east-west power dissipation $P_{EW(peak)} = 15$ W.
- Internally limited by thermal protection at $T_j \approx 170$ °C.

THERMAL CHARACTERISTICS

In accordance with IEC 747-1.

| SYMBOL | PARAMETER | CONDITIONS | VALUE | UNIT |
|---------------|---|-------------|-------|------|
| $R_{th(j-c)}$ | thermal resistance from junction to case | | 4 | K/W |
| $R_{th(j-a)}$ | thermal resistance from junction to ambient | in free air | 40 | K/W |

Full bridge vertical deflection output circuit in LVDMOS with east-west amplifier

TDA8358J

CHARACTERISTICS

$V_P = 12\text{ V}$; $V_{FB} = 45\text{ V}$; $f_{\text{vert}} = 50\text{ Hz}$; $V_{I(\text{bias})} = 880\text{ mV}$; $T_{\text{amb}} = 25\text{ }^\circ\text{C}$; measured in test circuit of Fig.3; unless otherwise specified.

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
|---------------------------------|---|--|--------|----------|----------------------|-----------------|
| Supplies | | | | | | |
| V_P | operating supply voltage | | 7.5 | 12 | 18 | V |
| V_{FB} | flyback supply voltage | note 1 | $2V_P$ | 45 | 66 | V |
| $I_{q(P)(\text{av})}$ | average quiescent supply current | during scan | – | 10 | 15 | mA |
| $I_{q(P)}$ | quiescent supply current | no signal; no load | – | 55 | 75 | mA |
| $I_{q(FB)(\text{av})}$ | average quiescent flyback supply current | during scan | – | – | 10 | mA |
| Inputs A and B | | | | | | |
| $V_{i(\text{dif})(\text{p-p})}$ | differential input voltage (peak-to-peak value) | note 2 | – | 1000 | 1500 | mV |
| $V_{I(\text{bias})}$ | input bias voltage | note 2 | 100 | 880 | 1600 | mV |
| $I_{I(\text{bias})}$ | input bias current | | – | 25 | 35 | μA |
| Outputs A and B | | | | | | |
| $V_{\text{loss}(1)}$ | voltage loss first scan part | note 3 $I_o = 1.1\text{ A}$ $I_o = 1.6\text{ A}$ | – – | – – | 4.5 6.6 | V V |
| $V_{\text{loss}(2)}$ | voltage loss second scan part | note 4 $I_o = -1.1\text{ A}$ $I_o = -1.6\text{ A}$ | – – | – – | 3.3 4.8 | V V |
| $I_{o(\text{p-p})}$ | output current (peak-to-peak value) | | – | – | 3.2 | A |
| LE | linearity error | $I_{o(\text{p-p})} = 3.2\text{ A}$; notes 5 and 6 adjacent blocks non adjacent blocks | – – | 1 1 | 2 3 | % % |
| V_{offset} | offset voltage | across R_M ; $V_{i(\text{dif})} = 0\text{ V}$ $V_{I(\text{bias})} = 200\text{ mV}$ $V_{I(\text{bias})} = 1\text{ V}$ | – – | – – | ± 15 ± 20 | mV mV |
| $\Delta V_{\text{offset}(T)}$ | offset voltage variation with temperature | across R_M ; $V_{i(\text{dif})} = 0\text{ V}$ | – | – | 40 | $\mu\text{V/K}$ |
| V_O | DC output voltage | $V_{i(\text{dif})} = 0\text{ V}$ | – | $0.5V_P$ | – | V |
| $G_{V(\text{ol})}$ | open-loop voltage gain | notes 7 and 8 | – | 60 | – | dB |
| $f_{-3\text{dB}(h)}$ | high –3 dB cut-off frequency | open-loop | – | 1 | – | kHz |
| G_V | voltage gain | note 9 | – | 1 | – | |
| $\Delta G_{V(T)}$ | voltage gain variation with temperature | | – | – | 10^{-4} | K^{-1} |
| PSRR | power supply rejection ratio | note 10 | 80 | 90 | – | dB |

Full bridge vertical deflection output circuit in LVDMOS with east-west amplifier

TDA8358J

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
|---------------------------------|-------------------------------|--|--------|-------------|-----------|--------------------------------|
| Flyback switch | | | | | | |
| $I_{o(\text{peak})}$ | maximum (peak) output current | $t \leq 1.5 \text{ ms}$ | – | – | ± 1.8 | A |
| $V_{\text{loss}(\text{FB})}$ | voltage loss at flyback | note 11 $I_o = 1.1 \text{ A}$ $I_o = 1.6 \text{ A}$ | – – | 7.5 8 | 8.5 9 | V V |
| Guard circuit | | | | | | |
| $V_{O(\text{grd})}$ | guard output voltage | $I_{O(\text{grd})} = 100 \mu\text{A}$ | 5 | 6 | 7 | V |
| $V_{O(\text{grd})(\text{max})}$ | allowable guard voltage | maximum leakage current $I_{L(\text{max})} = 10 \mu\text{A}$ | – | – | 18 | V |
| $I_{O(\text{grd})}$ | output current | $V_{O(\text{grd})} = 0 \text{ V}$; not active | – | – | 10 | μA |
| | | $V_{O(\text{grd})} = 4.5 \text{ V}$; active | 1 | – | 2.5 | mA |
| East-west amplifier | | | | | | |
| V_o | output voltage | at pin OUTEW | – | – | 68 | V |
| V_{loss} | voltage loss | $I_o = 750 \text{ mA}$; note 12 | – | – | 5 | V |
| $V_{I(\text{bias})}$ | input bias voltage | | 2 | 2.5 | 3.2 | V |
| $I_{I(\text{bias})}$ | input bias current | into pin INEW; note 13 $I_o = 100 \text{ mA}$ $I_o = 500 \text{ mA}$ | – – | 2.5 11.5 | – – | μA μA |
| $G_{V(\text{ol})}$ | open-loop voltage gain | | – | – | 30 | dB |
| THD | harmonic distortion | | – | 0.5 | 1 | % |
| $f_{-3\text{dB}(\text{h})}$ | high –3 dB cut-off frequency | | – | – | 1 | MHz |

Notes

- To limit V_{OUTA} to 68 V, V_{FB} must be 66 V due to the voltage drop of the internal flyback diode between pins OUTA and V_{FB} at the first part of the flyback.
- Allowable input range for both inputs: $V_{I(\text{bias})} + V_{i(\text{dif})(\text{peak})} < 1600 \text{ mV}$ and $V_{I(\text{bias})} - V_{i(\text{dif})(\text{peak})} > 100 \text{ mV}$.
- This value specifies the sum of the voltage losses of the internal current paths between pins V_P and OUTA, and between pins OUTB and GND. Specified for $T_j = 125 \text{ }^\circ\text{C}$. The temperature coefficient for $V_{\text{loss}(1)}$ is a positive value.
- This value specifies the sum of the voltage losses of the internal current paths between pins V_P and OUTB, and between pins OUTA and GND. Specified for $T_j = 125 \text{ }^\circ\text{C}$. The temperature coefficient for $V_{\text{loss}(2)}$ is a positive value.
- The linearity error is measured for a linear input signal without S-correction and is based on the 'on screen' measurement principle. This method is defined as follows. The output signal is divided in 22 successive equal time parts. The 1st and 22nd parts are ignored, and the remaining 20 parts form 10 successive blocks k. A block consists of two successive parts. The voltage amplitudes are measured across R_M , starting at $k = 1$ and ending at $k = 10$, where V_k and V_{k+1} are the measured voltages of two successive blocks. V_{min} , V_{max} and V_{avg} are the minimum, maximum and average voltages respectively. The linearity errors are defined as:

$$\text{a) } LE = \frac{V_k - V_{k+1}}{V_{\text{avg}}} \times 100\% \text{ (adjacent blocks)}$$

$$\text{b) } LE = \frac{V_{\text{max}} - V_{\text{min}}}{V_{\text{avg}}} \times 100\% \text{ (non adjacent blocks)}$$

**Full bridge vertical deflection output circuit
in LVDMOS with east-west amplifier**

TDA8358J

6. The linearity errors are specified for a minimum input voltage of 300 mV single-ended. Lower input voltages lead to voltage dependent S-distortion in the input stage.
7.
$$G_{V(oI)} = \frac{V_{OUTA} - V_{OUTB}}{V_{FEEDB} - V_{OUTB}}$$
8. Pin FEEDB not connected.
9.
$$G_V = \frac{V_{FEEDB} - V_{OUTB}}{V_{INA} - V_{INB}}$$
10. $V_{P(ripple)} = 500$ mV (RMS value); 50 Hz < $f_{P(ripple)}$ < 1 kHz; measured across R_M .
11. This value specifies the internal voltage loss of the current path between pins V_{FB} and $OUTA$.
12. This value specifies the internal voltage loss of the current path between pins $OUTEW$ and $EWGND$.
13. Measured for $R_{EWF} = 10$ k Ω ; $R_{EWL} = 30$ Ω ; $V_o = 6$ V.
 - a) For $I_o = 100$ mA and a voltage of 9 V at R_{EWL} connected to the line output transformer, the east-west amplifier input current (see Fig.4) is $I_i = 300$ μ A.
 - b) For $I_o = 500$ mA and a voltage of 21 V at R_{EWL} connected to the line output transformer, the east-west amplifier input current (see Fig.4) is $I_i = 350$ μ A.

Full bridge vertical deflection output circuit
in LVDMOS with east-west amplifier

TDA8358J

APPLICATION INFORMATION





Fig.3 Test diagram.

Full bridge vertical deflection output circuit
in LVDMOS with east-west amplifier

TDA8358J



Deflection circuit: $f_{vert} = 50 \text{ Hz}$; $t_{FB} = 640 \mu\text{s}$; $I_{i(bias)} = 400 \mu\text{A}$; $I_{i(diff)(peak)} = 290 \mu\text{A}$; $I_{o(p-p)} = 2.4 \text{ A}$.

East-west amplifier: $I_{i(B)} = 290 \mu\text{A}$; $I_{i(T)} = 510 \mu\text{A}$.

- (1) Optional, component values depend on the deflection coil impedance.
- (2) Extended flash over protection; BYD33D or equivalent.
- (3) Optional, extended flash over protection.

Fig.4 Application diagram.

Full bridge vertical deflection output circuit in LVDMOS with east-west amplifier

TDA8358J

Supply voltage calculation

For calculating the minimum required supply voltage, several specific application parameter values have to be known. These parameters are the required maximum (peak) deflection coil current $I_{coil(peak)}$, the coil parameters R_{coil} and L_{coil} , and the measuring resistance of R_M . The required maximum (peak) deflection coil current should also include the overscan.

The deflection coil resistance has to be multiplied with 1.2 in order to take account of hot conditions.

Chapter "Characteristics" supplies values for the voltage losses of the vertical output stage. For the first part of the scan the voltage loss is given by $V_{loss(1)}$. For the second part of the scan the voltage loss is given by $V_{loss(2)}$.

The voltage drop across the deflection coil during scan is determined by the coil impedance. For the first part of the scan the inductive contribution and the ohmic contribution to the total coil voltage drop are of opposite sign, while for the second part of the scan the inductive part and the ohmic part have the same sign.

For the vertical frequency the maximum frequency occurring must be applied to the calculations.

The required power supply voltage V_P for the first part of the scan is given by:

$$V_{P(1)} = I_{coil(peak)} \times (R_{coil} + R_M) - L_{coil} \times 2I_{coil(peak)} \times f_{vert(max)} + V_{loss(1)}$$

The required power supply voltage V_P for the second part of the scan is given by:

$$V_{P(2)} = I_{coil(peak)} \times (R_{coil} + R_M) + L_{coil} \times 2I_{coil(peak)} \times f_{vert(max)} + V_{loss(2)}$$

The minimum required supply voltage V_P shall be the highest of the two values $V_{P(1)}$ and $V_{P(2)}$. Spread in supply voltage and component values also has to be taken into account.

Flyback supply voltage calculation

If the flyback time is known, the required flyback supply voltage can be calculated by the simplified formula:

$$V_{FB} = I_{coil(p-p)} \times \frac{R_{coil} + R_M}{1 - e^{-t_{FB}/x}}$$

where:

$$x = \frac{L_{coil}}{R_{coil} + R_M}$$

The flyback supply voltage calculated this way is about 5% to 10% higher than required.

Calculation of the power dissipation of the vertical output stage

The power dissipation of the vertical output stage is given by the formula:

$$P_V = P_{sup} - P_L$$

The power to be supplied is given by the formula:

$$P_{sup} = V_P \times \frac{I_{coil(peak)}}{2} + V_P \times 0.015 [A] + 0.3 [W]$$

In this formula 0.3 [W] represents the average value of the losses in the flyback supply.

The average external load power dissipation in the deflection coil and the measuring resistor is given by the formula:

$$P_L = \frac{(I_{coil(peak)})^2}{3} \times (R_{coil} + R_M)$$

Example

Table 1 Application values

| SYMBOL | VALUE | UNIT |
|------------------|-------|----------|
| $I_{coil(peak)}$ | 1.2 | A |
| $I_{coil(p-p)}$ | 2.4 | A |
| L_{coil} | 5 | mH |
| R_{coil} | 6 | Ω |
| R_M | 0.6 | Ω |
| f_{vert} | 50 | Hz |
| t_{FB} | 640 | μ s |

Table 2 Calculated values

| SYMBOL | VALUE | UNIT |
|------------------------|----------|----------|
| V_P | 14 | V |
| $R_M + R_{coil} (hot)$ | 7.8 | Ω |
| t_{vert} | 0.02 | s |
| x | 0.000641 | |
| V_{FB} | 30 | V |
| P_{sup} | 8.91 | W |
| P_L | 3.74 | W |
| P_V | 5.17 | W |

Full bridge vertical deflection output circuit in LVDMOS with east-west amplifier

TDA8358J

Power dissipation calculation for the east-west stage

In general the shape of the east-west output wave form is a parabola. The output voltage will be higher at the beginning and end of the vertical scan compared to the voltage at the scan middle, while the output current will be higher at the scan middle. This results in an almost uniform power dissipation distribution during scan. Therefore the power dissipation can be calculated by multiplying the average values of the output voltage and the output current of pin OUTEW.

When verifying the dissipation also the start-up and stop dissipation should be taken into account. Power dissipation during start-up can be 3 to 5 times higher than during normal operation.

Heatsink calculation

The value of the heatsink can be calculated in a standard way with a method based on average temperatures. The required thermal resistance of the heatsink is determined by the maximum die temperature of 150 °C. **In general we recommend to design for an average die temperature not exceeding 130 °C.** It should be noted that the heatsink thermal resistance $R_{th(h-a)}$ found by performing a standard calculation will be lower than normally found for a vertical deflection stand alone device, due to the contribution of the EW power dissipation to this value.

EXAMPLE

Measured or known values:

$P_{EW} = 3 \text{ W}$; $P_V = 6 \text{ W}$; $T_{amb} = 40 \text{ °C}$; $T_j = 130 \text{ °C}$;
 $R_{th(j-c)} = 4 \text{ K/W}$; $R_{th(c-h)} = 1 \text{ K/W}$.

The required heatsink thermal resistance is given by:

$$R_{th(h-a)} = \frac{T_j - T_{amb}}{P_{EW} + P_V} - (R_{th(j-c)} + R_{th(c-h)})$$

When we use the values known we find:

$$R_{th(h-a)} = \frac{130 - 40}{3 + 6} - (4 + 1) = 5 \text{ K/W}$$

The heatsink temperature will be:

$$T_h = T_{amb} + R_{th(h-a)} \times P_{tot} = 40 + 5 \times 9 = 85 \text{ °C}$$

Equivalent thermal resistance network

The TDA8358J has two independent power dissipating systems, the vertical output circuit and the east-west circuit.

It is recommended to verify the individual maximum (peak) junction temperatures of both circuits. Therefore the maximum (peak) power dissipations of the circuits and also the heatsink temperature should be measured. The maximum (peak) junction temperatures can be calculated by using an equivalent thermal network (see Fig.5).

The network does only consist the contribution of the maximum (peak) power dissipation $P_{TRV(\text{peak})}$, being the dissipation of the most critical transistor internally connected to pins OUTB and VGND. The model assumes equivalent maximum (peak) power dissipations during the different vertical scan stages for all the functionally paired transistors. The calculated maximum (peak) junction temperatures should not exceed $T_j = 150 \text{ °C}$.

Full bridge vertical deflection output circuit
in LVDMOS with east-west amplifier

TDA8358J




Fig.5 Equivalent thermal resistance network.

EXAMPLE

Measured or known values:

- The east-west power dissipation: $P_{EW} = 3 \text{ W}$
- The vertical power dissipation: $P_V = 6 \text{ W}$
- The maximum (peak) power dissipation of the most critical transistor: $P_{TRV(\text{peak})} = 5 \text{ W}$
- The case temperature: $T_c = 85 \text{ }^\circ\text{C}$.

The IC total power dissipation is:

$$P_{\text{tot}} = P_{EW} + P_V = 6 + 3 = 9 \text{ W}$$

It should be noted that the allowed IC total power dissipation is $P_{\text{tot}} = 15 \text{ W}$ (maximum value).

The maximum (peak) temperature $T_{P1(\text{peak})}$ is given by:

- $T_{P1(\text{peak})} = T_c + (P_{EW} + P_{TRV(\text{peak})}) \times R_{\text{th}(P1-c)}$
 $= 85 + (3 + 5) \times 2.2 = 102.6 \text{ }^\circ\text{C}$

The maximum (peak) junction temperatures for the output circuits are given by:

- $T_{j(EW)(\text{peak})} = T_{P1(\text{peak})} + R_{\text{th}(EW-P1)} \times P_{EW}$
 $= 102.6 + 10.5 \times 3 = 134.1 \text{ }^\circ\text{C}$

- $T_{j(TRV)(\text{peak})} = T_{P1(\text{peak})} + R_{\text{th}(TRV-P1)} \times P_{TRV(\text{peak})}$
 $= 102.6 + 5.2 \times 5 = 128.6 \text{ }^\circ\text{C}$

Full bridge vertical deflection output circuit
in LVDMOS with east-west amplifier




TDA8358J

INTERNAL PIN CONFIGURATION

| PIN | SYMBOL | EQUIVALENT CIRCUIT |
|-----|-----------------|---|
| 1 | INA | <p>Diagram showing the equivalent circuit for pin 1 (INA). It features a 300 Ω resistor connected to the input of a differential amplifier stage. The circuit is labeled MBL100.</p> |
| 2 | INB | <p>Diagram showing the equivalent circuit for pin 2 (INB). It features a 300 Ω resistor connected to the input of a differential amplifier stage. The circuit is labeled MBL102.</p> |
| 3 | V _P | <p>Diagram showing the internal pin configuration for pins 3, 4, 6, 9, and 10. The circuit includes a diode connected to pin 9, and various MOSFET and diode connections for pins 3, 4, 6, and 10. The circuit is labeled MGL869.</p> |
| 4 | OUTB | |
| 6 | VGND | |
| 9 | V _{FB} | |
| 10 | OUTA | |
| 5 | INEW | <p>Diagram showing the internal pin configuration for pins 5, 7, and 8. It includes a 300 Ω resistor connected to pin 5, and various MOSFET and diode connections for pins 7 and 8. The circuit is labeled MGL868.</p> |
| 7 | EWGND | |
| 8 | OUTEW | |

Full bridge vertical deflection output circuit
in LVDMOS with east-west amplifier

TDA8358J

| PIN | SYMBOL | EQUIVALENT CIRCUIT |
|-----|--------|---|
| 11 | GUARD |  |
| 12 | FEEDB |  |
| 13 | COMP |  |


Full bridge vertical deflection output circuit
in LVDMOS with east-west amplifier

TDA8358J

PACKAGE OUTLINE

DBS13P: plastic DIL-bent-SIL power package; 13 leads (lead length 12 mm)

SOT141-6



DIMENSIONS (mm are the original dimensions)

| UNIT | A | A ₂ | b _p | c | D ⁽¹⁾ | d | D _h | E ⁽¹⁾ | e | e ₁ | e ₂ | E _h | j | L | L ₃ | m | Q | v | w | x | Z ⁽¹⁾ |
|------|--------------|----------------|----------------|--------------|------------------|--------------|----------------|------------------|-----|----------------|----------------|----------------|------------|--------------|----------------|-----|------------|-----|------|------|------------------|
| mm | 17.0 15.5 | 4.6 4.4 | 0.75 0.60 | 0.48 0.38 | 24.0 23.6 | 20.0 19.6 | 10 | 12.2 11.8 | 3.4 | 1.7 | 5.08 | 6 | 3.4 3.1 | 12.4 11.0 | 2.4 1.6 | 4.3 | 2.1 1.8 | 0.8 | 0.25 | 0.03 | 2.00 1.45 |

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

| OUTLINE VERSION | REFERENCES | | | | EUROPEAN PROJECTION | ISSUE DATE |
|-----------------|------------|-------|------|--|---------------------|----------------------|
| | IEC | JEDEC | EIAJ | | | |
| SOT141-6 | | | | | | 97-12-16 99-12-17 |

Full bridge vertical deflection output circuit in LVDMOS with east-west amplifier

TDA8358J

SOLDERING

Introduction to soldering through-hole mount packages

This text gives a brief insight to wave, dip and manual soldering. A more in-depth account of soldering ICs can be found in our "Data Handbook IC26; Integrated Circuit Packages" (document order number 9398 652 90011).

Wave soldering is the preferred method for mounting of through-hole mount IC packages on a printed-circuit board.

Soldering by dipping or by solder wave

The maximum permissible temperature of the solder is 260 °C; solder at this temperature must not be in contact with the joints for more than 5 seconds.

The total contact time of successive solder waves must not exceed 5 seconds.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified maximum storage temperature ($T_{stg(max)}$). If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

Manual soldering

Apply the soldering iron (24 V or less) to the lead(s) of the package, either below the seating plane or not more than 2 mm above it. If the temperature of the soldering iron bit is less than 300 °C it may remain in contact for up to 10 seconds. If the bit temperature is between 300 and 400 °C, contact may be up to 5 seconds.

Suitability of through-hole mount IC packages for dipping and wave soldering methods

| PACKAGE | SOLDERING METHOD | |
|---------------------------|------------------|-------------------------|
| | DIPPING | WAVE |
| DBS, DIP, HDIP, SDIP, SIL | suitable | suitable ⁽¹⁾ |

Note

- For SDIP packages, the longitudinal axis must be parallel to the transport direction of the printed-circuit board.

DEFINITIONS

| Data sheet status | |
|--|---|
| Objective specification | This data sheet contains target or goal specifications for product development. |
| Preliminary specification | This data sheet contains preliminary data; supplementary data may be published later. |
| Product specification | This data sheet contains final product specifications. |
| Limiting values | |
| Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of this specification is not implied. Exposure to limiting values for extended periods may affect device reliability. | |
| Application information | |
| Where application information is given, it is advisory and does not form part of the specification. | |

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

Full bridge vertical deflection output circuit
in LVDMOS with east-west amplifier

TDA8358J

NOTES

Philips Semiconductors – a worldwide company

Argentina: see South America

Australia: 3 Figtree Drive, HOMEBUSH, NSW 2140,
Tel. +61 2 9704 8141, Fax. +61 2 9704 8139

Austria: Computerstr. 6, A-1101 WIEN, P.O. Box 213,
Tel. +43 1 60 101 1248, Fax. +43 1 60 101 1210

Belarus: Hotel Minsk Business Center, Bld. 3, r. 1211, Volodarski Str. 6,
220050 MINSK, Tel. +375 172 20 0733, Fax. +375 172 20 0773

Belgium: see The Netherlands

Brazil: see South America

Bulgaria: Philips Bulgaria Ltd., Energoproject, 15th floor,
51 James Bourchier Blvd., 1407 SOFIA,
Tel. +359 2 68 9211, Fax. +359 2 68 9102

Canada: PHILIPS SEMICONDUCTORS/COMPONENTS,
Tel. +1 800 234 7381, Fax. +1 800 943 0087

China/Hong Kong: 501 Hong Kong Industrial Technology Centre,
72 Tat Chee Avenue, Kowloon Tong, HONG KONG,
Tel. +852 2319 7888, Fax. +852 2319 7700

Colombia: see South America

Czech Republic: see Austria

Denmark: Sydhavnsgade 23, 1780 COPENHAGEN V,
Tel. +45 33 29 3333, Fax. +45 33 29 3905

Finland: Sinikalliontie 3, FIN-02630 ESPOO,
Tel. +358 9 615 800, Fax. +358 9 6158 0920

France: 51 Rue Carnot, BP317, 92156 SURESNES Cedex,
Tel. +33 1 4099 6161, Fax. +33 1 4099 6427

Germany: Hammerbrookstraße 69, D-20097 HAMBURG,
Tel. +49 40 2353 60, Fax. +49 40 2353 6300

Hungary: see Austria

India: Philips INDIA Ltd, Band Box Building, 2nd floor,
254-D, Dr. Annie Besant Road, Worli, MUMBAI 400 025,
Tel. +91 22 493 8541, Fax. +91 22 493 0966

Indonesia: PT Philips Development Corporation, Semiconductors Division,
Gedung Philips, Jl. Buncit Raya Kav.99-100, JAKARTA 12510,
Tel. +62 21 794 0040 ext. 2501, Fax. +62 21 794 0080

Ireland: Newstead, Clonskeagh, DUBLIN 14,
Tel. +353 1 7640 000, Fax. +353 1 7640 200

Israel: RAPAC Electronics, 7 Kehilat Saloniki St, PO Box 18053,
TEL AVIV 61180, Tel. +972 3 645 0444, Fax. +972 3 649 1007

Italy: PHILIPS SEMICONDUCTORS, Via Casati, 23 - 20052 MONZA (MI),
Tel. +39 039 203 6838, Fax +39 039 203 6800

Japan: Philips Bldg 13-37, Kohnan 2-chome, Minato-ku,
TOKYO 108-8507, Tel. +81 3 3740 5130, Fax. +81 3 3740 5057

Korea: Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL,
Tel. +82 2 709 1412, Fax. +82 2 709 1415

Malaysia: No. 76 Jalan Universiti, 46200 PETALING JAYA, SELANGOR,
Tel. +60 3 750 5214, Fax. +60 3 757 4880

Mexico: 5900 Gateway East, Suite 200, EL PASO, TEXAS 79905,
Tel. +9-5 800 234 7381, Fax +9-5 800 943 0087

Middle East: see Italy

Netherlands: Postbus 90050, 5600 PB EINDHOVEN, Bldg. VB,
Tel. +31 40 27 82785, Fax. +31 40 27 88399

New Zealand: 2 Wagener Place, C.P.O. Box 1041, AUCKLAND,
Tel. +64 9 849 4160, Fax. +64 9 849 7811

Norway: Box 1, Manglerud 0612, OSLO,
Tel. +47 22 74 8000, Fax. +47 22 74 8341

Pakistan: see Singapore

Philippines: Philips Semiconductors Philippines Inc.,
106 Valero St. Salcedo Village, P.O. Box 2108 MCC, MAKATI,
Metro MANILA, Tel. +63 2 816 6380, Fax. +63 2 817 3474

Poland: Al.Jerozolimskie 195 B, 02-222 WARSAW,
Tel. +48 22 5710 000, Fax. +48 22 5710 001

Portugal: see Spain

Romania: see Italy

Russia: Philips Russia, Ul. Usatcheva 35A, 119048 MOSCOW,
Tel. +7 095 755 6918, Fax. +7 095 755 6919

Singapore: Lorong 1, Toa Payoh, SINGAPORE 319762,
Tel. +65 350 2538, Fax. +65 251 6500

Slovakia: see Austria

Slovenia: see Italy

South Africa: S.A. PHILIPS Pty Ltd., 195-215 Main Road Martindale,
2092 JOHANNESBURG, P.O. Box 58088 Newville 2114,
Tel. +27 11 471 5401, Fax. +27 11 471 5398

South America: Al. Vicente Pinzon, 173, 6th floor,
04547-130 SÃO PAULO, SP, Brazil,
Tel. +55 11 821 2333, Fax. +55 11 821 2382

Spain: Balmes 22, 08007 BARCELONA,
Tel. +34 93 301 6312, Fax. +34 93 301 4107

Sweden: Kottbygatan 7, Akalla, S-16485 STOCKHOLM,
Tel. +46 8 5985 2000, Fax. +46 8 5985 2745

Switzerland: Allmendstrasse 140, CH-8027 ZÜRICH,
Tel. +41 1 488 2741 Fax. +41 1 488 3263

Taiwan: Philips Semiconductors, 6F, No. 96, Chien Kuo N. Rd., Sec. 1,
TAIPEI, Taiwan Tel. +886 2 2134 2886, Fax. +886 2 2134 2874

Thailand: PHILIPS ELECTRONICS (THAILAND) Ltd.,
209/2 Sanpavuth-Bangna Road Prakanong, BANGKOK 10260,
Tel. +66 2 745 4090, Fax. +66 2 398 0793

Turkey: Yukari Dudullu, Org. San. Blg., 2.Cad. Nr. 28 81260 Umraniye,
ISTANBUL, Tel. +90 216 522 1500, Fax. +90 216 522 1813

Ukraine: PHILIPS UKRAINE, 4 Patrice Lumumba str., Building B, Floor 7,
252042 KIEV, Tel. +380 44 264 2776, Fax. +380 44 268 0461

United Kingdom: Philips Semiconductors Ltd., 276 Bath Road, Hayes,
MIDDLESEX UB3 5BX, Tel. +44 208 730 5000, Fax. +44 208 754 8421

United States: 811 East Arques Avenue, SUNNYVALE, CA 94088-3409,
Tel. +1 800 234 7381, Fax. +1 800 943 0087

Uruguay: see South America

Vietnam: see Singapore

Yugoslavia: PHILIPS, Trg N. Pasica 5/v, 11000 BEOGRAD,
Tel. +381 11 62 5344, Fax.+381 11 63 5777

For all other countries apply to: Philips Semiconductors,
International Marketing & Sales Communications, Building BE-p, P.O. Box 218,
5600 MD EINDHOVEN, The Netherlands, Fax. +31 40 27 24825

Internet: <http://www.semiconductors.philips.com>

© Philips Electronics N.V. 1999

SCA 68

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

545004/100/01/pp20

Date of release: 1999 Dec 22

Document order number: 9397 750 06197

Let's make things better.

Philips
Semiconductors



PHILIPS