



Dual Low Bias Current Precision Operational Amplifier

OP297

FEATURES

Precision Performance in Standard SO-8 Pinout

Low Offset Voltage: 50 μ V max

Low Offset Voltage Drift: 0.6 μ V/ $^{\circ}$ C max

Very Low Bias Current:

+25 $^{\circ}$ C (100 pA max)

-55 $^{\circ}$ C to +125 $^{\circ}$ C (450 pA max)

Very High Open-Loop Gain (2000 V/mV min)

Low Supply Current (Per Amplifier): 625 μ A max

Operates From 62 V to 620 V Supplies

High Common-Mode Rejection: 120 dB min

Pin Compatible to LT1013, AD706, AD708, OP221, LM158, and MC1458/1558 with Improved Performance

APPLICATIONS

Strain Gauge and Bridge Amplifiers

High Stability Thermocouple Amplifiers

Instrumentation Amplifiers

Photo-Current Monitors

High-Gain Linearity Amplifiers

Long-Term Integrators/Filters

Sample-and-Hold Amplifiers

Peak Detectors

Logarithmic Amplifiers

Battery-Powered Systems

GENERAL DESCRIPTION

The OP297 is the first dual op amp to pack precision performance into the space-saving, industry standard 8-pin SO package. Its combination of precision with low power and extremely low input bias current makes the dual OP297 useful in a wide variety of applications.

Precision performance of the OP297 includes very low offset, under 50 μ V, and low drift, below 0.6 μ V/ $^{\circ}$ C. Open-loop gain exceeds 2000 V/mV insuring high linearity in every application.




Figure 1. Low Bias Current Over Temperature

REV. D


Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

PIN CONNECTIONS

Plastic Epoxy-DIP (P Suffix)

8-Pin Cerdip (Z Suffix)

8-Pin Narrow Body SOIC (S Suffix)



Errors due to common-mode signals are eliminated by the OP297's common-mode rejection of over 120 dB. The OP297's power supply rejection of over 120 dB minimizes offset voltage changes experienced in battery powered systems. Supply current of the OP297 is under 625 μ A per amplifier and it can operate with supply voltages as low as ± 2 V.

The OP297 utilizes a super-beta input stage with bias current cancellation to maintain picoamp bias currents at all temperatures. This is in contrast to FET input op amps whose bias currents start in the picoamp range at 25 $^{\circ}$ C, but double for every 10 $^{\circ}$ C rise in temperature, to reach the nanoamp range above 85 $^{\circ}$ C. Input bias current of the OP 297 is under 100 pA at 25 $^{\circ}$ C and is under 450 pA over the military temperature range.

Combining precision, low power and low bias current, the OP297 is ideal for a number of applications including instrumentation amplifiers, log amplifiers, photodiode preamplifiers and long-term integrators. For a single device, see the OP97; for a quad, see the OP497.




Figure 2. Very Low Offset

OP297—SPECIFICATIONS

ELECTRICAL CHARACTERISTICS (@ $V_S = \pm 15\text{ V}$, $T_A = +25^\circ\text{C}$, unless otherwise noted.)

Parameter	Symbol	Conditions	OP297A/E			OP297F			OP297G			Units
			Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
Input Offset Voltage	V_{OS}		25	50		50	100		80	200	μV	
Long-Term Input Voltage Stability			0.1			0.1			0.1		$\mu\text{V}/\text{mo}$	
Input Offset Current	I_{OS}	$V_{CM} = 0\text{ V}$	20	100		35	150		50	200	pA	
Input Bias Current	I_B	$V_{CM} = 0\text{ V}$	20	± 100		35	± 150		50	± 200	pA	
Input Noise Voltage	e_n p-p	0.1 Hz to 10 Hz	0.5			0.5			0.5		$\mu\text{V p-p}$	
Input Noise	e_n	$f_o = 10\text{ Hz}$	20			20			20		$\text{nV}/\sqrt{\text{Hz}}$	
Voltage Density	e_n	$f_o = 1000\text{ Hz}$	17			17			17		$\text{nV}/\sqrt{\text{Hz}}$	
Input Noise Current Density	i_n	$f_o = 10\text{ Hz}$	20			20			20		$\text{fA}/\sqrt{\text{Hz}}$	
Input Resistance												
Differential Mode	R_{IN}		30			30			30		$\text{M}\Omega$	
Input Resistance												
Common-Mode	R_{INCM}		500			500			500		$\text{G}\Omega$	
Large-Signal		$V_O = \pm 10\text{ V}$										
Voltage Gain	A_{VO}	$R_L = 2\text{ k}\Omega$	2000	4000		1500	3200		1200	3200	V/mV	
Input Voltage Range	IVR	(Note 1)	± 13	± 14		± 13	± 14		± 13	± 14	V	
Common-Mode Rejection	CMR	$V_{CM} = \pm 13\text{ V}$	120	140		114	135		114	135	dB	
Power Supply Rejection	PSR	$V_S = \pm 2\text{ V to } \pm 20\text{ V}$	120	130		114	125		114	125	dB	
Output Voltage Swing	V_O	$R_L = 10\text{ k}\Omega$	± 13	± 14		± 13	± 14		± 13	± 14	V	
	V_O	$R_L = 2\text{ k}\Omega$	± 13	± 13.7		± 13	± 13.7		± 13	± 13.7	V	
Supply Current Per Amplifier	I_{SY}	No Load		525	625		525	625		525	625	μA
Supply Voltage	V_S	Operating Range	± 2		± 20	± 2		± 20	± 2		± 20	V
Slew Rate	SR		0.05	0.15		0.05	0.15		0.05	0.15	$\text{V}/\mu\text{s}$	
Gain Bandwidth Product	GBWP	$A_V = +1$		500			500			500	kHz	
Channel Separation	CS	$V_O = 20\text{ V p-p}$ $f_o = 10\text{ Hz}$		150			150			150	dB	
Input Capacitance	C_{IN}			3			3			3	pF	

NOTES

¹Guaranteed by CMR test.

Specifications subject to change without notice.

ELECTRICAL CHARACTERISTICS (@ $V_S = \pm 15\text{ V}$, $-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$ for OP297A, unless otherwise noted.)

Parameter	Symbol	Conditions	OP297A			Units
			Min	Typ	Max	
Input Offset Voltage	V_{OS}			45	100	μV
Average Input Offset Voltage Drift	TCV_{OS}			0.2	0.6	$\mu\text{V}/^\circ\text{C}$
Input Offset Current	I_{OS}	$V_{CM} = 0\text{ V}$		60	450	pA
Input Bias Current	I_B	$V_{CM} = 0\text{ V}$		60	± 450	pA
Large-Signal Voltage Gain	A_{VO}	$V_O = \pm 10\text{ V}$, $R_L = 2\text{ k}\Omega$	1200	2700		V/mV
Input Voltage Range	IVR	(Note 1)	± 13	± 13.5		V
Common-Mode Rejection	CMR	$V_{CM} = \pm 13$	114	130		dB
Power Supply Rejection	PSR	$V_S = \pm 2.5\text{ V to } \pm 20\text{ V}$	114	125		dB
Output Voltage Swing	V_O	$R_L = 10\text{ k}\Omega$	± 13	± 13.4		V
Supply Current Per Amplifier	I_{SY}	No Load		575	750	μA
Supply Voltage	V_S	Operating Range	± 2.5		± 20	V

NOTES

¹Guaranteed by CMR test.

Specifications subject to change without notice.

ELECTRICAL CHARACTERISTICS (@ $V_S = \pm 15\text{ V}$, $-40^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$ for OP297E/F/G, unless otherwise noted.)

Parameter	Symbol	Conditions	OP297E			OP297F			OP297G			Units
			Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
Input Offset Voltage	V_{OS}		35	100		80	300	110	400		μV	
Average Input Offset Voltage Drift	TCV_{OS}		0.2	0.6		0.5	2.0	0.6	2.0		$\mu\text{V}/^\circ\text{C}$	
Input Offset Current	I_{OS}	$V_{CM} = 0\text{ V}$	50	450		80	750	80	750		pA	
Input Bias Current	I_B	$V_{CM} = 0\text{ V}$	50	± 450		80	± 750	80	± 750		pA	
Large-Signal Voltage Gain	A_{VO}	$V_O = \pm 10\text{ V}$, $R_L = 2\text{ k}\Omega$	1200	3200		1000	2500	700	2500		V/mV	
Input Voltage Range	IVR	(Note 1)	± 13	± 13.5		± 13	± 13.5	± 13	± 13.5		V	
Common-Mode Rejection	CMR	$V_{CM} = \pm 13$	114	130		108	130	108	130		dB	
Power Supply Rejection	PSR	$V_S = \pm 2.5\text{ V}$ to $\pm 20\text{ V}$	114	0.15		108	0.15	108	0.3		dB	
Output Voltage Swing	V_O	$R_L = 10\text{ k}\Omega$	± 13	± 13.4		± 13	± 13.4	± 13	± 13.4		V	
Supply Current Per Amplifier	I_{SY}	No Load		550	750		550	750	550	750	μA	
Supply Voltage	V_S	Operating Range	± 2.5	± 20		± 2.5	± 20	± 2.5	± 20		V	

NOTES

¹Guaranteed by CMR test.

Specifications subject to change without notice.

Wafer Test Limits (@ $V_S = \pm 15\text{ V}$, $T_A = +25^\circ\text{C}$, unless otherwise noted.)

Parameter	Symbol	Conditions	Limit	Units
Input Offset Voltage	V_{OS}		200	μV max
Input Offset Current	I_{OS}	$V_{CM} = 0\text{ V}$	200	pA max
Input Bias Current	I_B	$V_{CM} = 0\text{ V}$	± 200	pA max
Large-Signal Voltage Gain	A_{VO}	$V_O = \pm 10\text{ V}$, $R_L = 2\text{ k}\Omega$	1200	V/mV min
Input Voltage Range	IVR	(Note 1)	± 13	V min
Common-Mode Rejection	CMR	$V_{CM} = \pm 13\text{ V}$	114	dB min
Power Supply	PSR	$V_S = \pm 2\text{ V}$ to $\pm 18\text{ V}$	114	dB min
Output Voltage Swing	V_O	$R_L = 2\text{ k}\Omega$	± 13	V min
Supply Current Per Amplifier	I_{SY}	No Load	625	μA max

NOTES


1. Guaranteed by CMR test.

Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualifications through sample lot assembly and testing.

DICE CHARACTERISTICS

Dimension shown in inches and (mm).

Contact factory for latest dimensions



OP297

ABSOLUTE MAXIMUM RATINGS¹

Supply Voltage	±20 V
Input Voltage ²	±20 V
Differential Input Voltage ²	40 V
Output Short-Circuit Duration	Indefinite
Storage Temperature Range	
Z Package	-65°C to +175°C
P, S Package	-65°C to +150°C
Operating Temperature Range	
OP297A (Z)	-55°C to +125°C
OP297E, F (Z)	-40°C to +85°C
OP297F, G (P, S)	-40°C to +85°C
Junction Temperature	
Z Package	-65°C to +175°C
P, S Package	-65°C to +150°C
Lead Temperature Range (Soldering, 60 sec)	+300°C

Package Type	θ_{JA} ³	θ_{JC}	Units
8-Pin Cerdip (Z)	134	12	°C/W
8-Pin Plastic DIP (P)	96	37	°C/W
8-Pin SO (S)	150	41	°C/W

NOTES

- ¹Absolute maximum ratings apply to both DICE and packaged parts, unless otherwise noted.
- ²For supply voltages less than ±20 V, the absolute maximum input voltage is equal to the supply voltage.
- ³ θ_{JA} is specified for worst case mounting conditions, i.e., θ_{JA} is specified for device in socket for cerdip and P-DIP, packages; θ_{JA} is specified for device soldered to printed circuit board for SO package.

ORDERING GUIDE¹

Model	Temperature Range	Package Description	Package Option ¹
OP297AZ	-55°C to +125°C	8-Pin Cerdip	Q-8
OP297EZ	-40°C to +85°C	8-Pin Cerdip	Q-8
OP297EP	-40°C to +85°C	8-Pin Plastic DIP	N-8
OP297FP	-40°C to +85°C	8-Pin Plastic DIP	N-8
OP297FS	-40°C to +85°C	8-Pin SO	SO-8
OP297FS-REEL	-40°C to +85°C	8-Pin SO	SO-8
OP297FS-REEL7	-40°C to +85°C	8-Pin SO	SO-8
OP297GP	-40°C to +85°C	8-Pin Plastic DIP	N-8
OP297GS	-40°C to +85°C	8-Pin SO	SO-8
OP297GS-REEL	-40°C to +85°C	8-Pin SO	SO-8
OP297GS-REEL7 ²	-40°C to +85°C	8-Pin SO	SO-8

NOTES

- ¹Burn-in is available on extended industrial temperature range parts in cerdip, and plastic DIP packages. For outline information see Package Information section.
- ²For availability and burn-in information on SO packages, contact your local sales office.




Figure 3. Channel Separation Test Circuit

CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the OP297 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



Typical Performance Characteristics—OP297




Figure 4. Typical Distribution of Input Offset Voltage




Figure 5. Typical Distribution of Input Bias Current




Figure 6. Typical Distribution of Input Offset Current




Figure 7. Input Bias, Offset Current vs. Temperature




Figure 8. Input Bias, Offset Current vs. Common-Mode Voltage




Figure 9. Input Offset Voltage Warm-Up Drift




Figure 10. Effective Offset Voltage vs. Source Resistance




Figure 11. Effective TCV_{OS} vs. Source Resistance




Figure 12. Short Circuit Current vs. Time, Temperature

OP297—Typical Performance Characteristics




Figure 13. Total Supply Current vs. Supply Voltage




Figure 14. Noise Density vs. Frequency




Figure 15. Open Loop Gain Linearity




Figure 16. Common-Mode Rejection vs. Frequency




Figure 17. Total Noise Density vs. Source Resistance




Figure 18. Maximum Output Swing vs. Load Resistance




Figure 19. Power Supply Rejection vs. Frequency




Figure 20. Open Loop Gain vs. Load Resistance




Figure 21. Maximum Output Swing vs. Frequency




Figure 22. Open Loop Gain, Phase vs. Frequency




Figure 23. Small Signal Overshoot vs. Capacitance Load




Figure 24. Open Loop Output Impedance vs Frequency

APPLICATIONS INFORMATION

Extremely low bias current over the full military temperature range makes the OP297 attractive for use in sample-and-hold amplifiers, peak detectors, and log amplifiers that must operate over a wide temperature range. Balancing input resistances is not necessary with the OP297. Offset voltage and TCV_{OS} are degraded only minimally by high source resistance, even when unbalanced.

The input pins of the OP297 are protected against large differential voltage by back-to-back diodes and current-limiting resistors. Common-mode voltages at the inputs are not restricted, and may vary over the full range of the supply voltages used.

The OP297 requires very little operating headroom about the supply rails, and is specified for operation with supplies as low as +2 V. Typically, the common-mode range extends to within one volt of either rail. The output typically swings to within one volt of the rails when using a 10 kΩ load.

AC PERFORMANCE

The OP297'S AC characteristics are highly stable over its full operating temperature range. Unity-gain small-signal response is shown in Figure 25. Extremely tolerant of capacitive loading on the output, the OP297 displays excellent response even with 1000 pF loads (Figure 26).




Figure 25. Small-Signal Transient Response ($C_{LOAD} = 100 \text{ pF}$, $A_{VCL} = +1$)




Figure 26. Small-Signal Transient Response ($C_{LOAD} = 1000 \text{ pF}$, $A_{VCL} = +1$)




Figure 27. Large-Signal Transient Response ($A_{VCL} = +1$)

GUARDING AND SHIELDING

To maintain the extremely high input impedances of the OP297, care must be taken in circuit board layout and manufacturing. Board surfaces must be kept scrupulously clean and free of moisture. Conformal coating is recommended to provide

OP297




Figure 28. Guard Ring Layout and Connections

a humidity barrier. Even a clean PC board can have 100 pA of leakage currents between adjacent traces, so guard rings should be used around the inputs. Guard traces are operated at a voltage close to that on the inputs, as shown in Figure 28, so that leakage currents become minimal. In noninverting applications, the guard ring should be connected to the common-mode voltage at the inverting input. In inverting applications, both inputs remain at ground, so the guard trace should be grounded. Guard traces should be on both sides of the circuit board.

OPEN-LOOP GAIN LINEARITY

The OP297 has both an extremely high gain of 2000 V/mV minimum and constant gain linearity. This enhances the precision of the OP297 and provides for very high accuracy in high closed loop gain applications. Figure 29 illustrates the typical open-loop gain linearity of the OP297 over the military temperature range.




Figure 29. Open-Loop Linearity of the OP297

APPLICATIONS

PRECISION ABSOLUTE VALUE AMPLIFIER

The circuit of Figure 30 is a precision absolute value amplifier with an input impedance of 30 MΩ. The high gain and low TCV_{OS} of the OP297 insure accurate operation with microvolt input signals. In this circuit, the input always appears as a common-mode signal to the op amps. The CMR of the OP297 exceeds 120 dB, yielding an error of less than 2 ppm.




Figure 30. Precision Absolute Value Amplifier

PRECISION CURRENT PUMP

Maximum output current of the precision current pump shown in Figure 31 is ±10 mA. Voltage compliance is ±10 V with ±15 V supplies. Output impedance of the current transmitter exceeds 3 MΩ with linearity better than 16 bits.

PRECISION POSITIVE PEAK DETECTOR

In Figure 32, the C_H must be of polystyrene, Teflon[®]*, or polyethylene to minimize dielectric absorption and leakage. The droop rate is determined by the size of C_H and the bias current of the OP297.




Figure 31. Precision Current Pump

SIMPLE BRIDGE CONDITIONING AMPLIFIER

Figure 33 shows a simple bridge conditioning amplifier using the OP297. The transfer function is:

$$V_{OUT} = V_{REF} \left(\frac{\Delta R}{R + \Delta R} \right) \frac{R_F}{R}$$

The REF43 provides an accurate and stable reference voltage for the bridge. To maintain the highest circuit accuracy, R_F should be 0.1% or better with a low temperature coefficient.




Figure 32. Precision Positive Peak Detector




Figure 33. A Simple Bridge Conditioning Amplifier Using the OP297

*Teflon is a registered trademark of the Dupont Company

OP297

NONLINEAR CIRCUITS

Due to its low input bias currents, the OP297 is an ideal log amplifier in nonlinear circuits such as the square and square-root circuits shown in Figures 34 and 35. Using the squaring circuit of Figure 34 as an example, the analysis begins by writing a voltage loop equation across transistors Q₁, Q₂, Q₃ and Q₄.

$$V_{T1} \ln\left(\frac{I_{IN}}{I_{S1}}\right) + V_{T2} \ln\left(\frac{I_{IN}}{I_{S2}}\right) = V_{T3} \ln\left(\frac{I_O}{I_{S3}}\right) + V_{T4} \ln\left(\frac{I_{REF}}{I_{S4}}\right)$$

All the transistors of the MAT04 are precisely matched and at the same temperature, so the I_S and V_T terms cancel, giving:

$$2 \ln I_{IN} = \ln I_O + \ln I_{REF} = \ln (I_O \times I_{REF})$$

Exponentiating both sides of the equation leads to:

$$I_O = \frac{(I_{IN})^2}{I_{REF}}$$

Op amp A₂ forms a current-to-voltage converter which gives V_{OUT} = R₂ × I_O. Substituting (V_{IN}/R₁) for I_{IN} and the above equation for I_O yields:

$$V_{OUT} = \left(\frac{R_2}{I_{REF}}\right) \left(\frac{V_{IN}}{R_1}\right)^2$$

A similar analysis made for the square-root circuit of Figure 35 leads to its transfer function:

$$V_{OUT} = R_2 \sqrt{\frac{(V_{IN})(I_{REF})}{R_1}}$$




Figure 34. Squaring Amplifier




Figure 35. Square-Root Amplifier

In these circuits, I_{REF} is a function of the negative power supply. To maintain accuracy, the negative supply should be well regulated. For applications where very high accuracy is required, a voltage reference may be used to set I_{REF} . An important consideration for the squaring circuit is that a sufficiently large input voltage can force the output beyond the operating range of the output op amp. Resistor R_4 can be changed to scale I_{REF} , or R_1 , and R_2 can be varied to keep the output voltage within the usable range.

Unadjusted accuracy of the square-root circuit is better than 0.1% over an input voltage range of 100 mV to 10 V. For a similar input voltage range, the accuracy of the squaring circuit is better than 0.5%.

OP297 SPICE MACRO-MODEL

Figures 36 and 37 show the node end net list for a SPICE macro model of the OP297. The model is a simplified version of the actual device and simulates important dc parameters such as V_{OS} , I_{OS} , I_B , A_{VO} , CMR , V_O and I_{SY} . AC parameters such as slew rate, gain and phase response and CMR change with frequency are also simulated by the model.

The model uses typical parameters for the OP297. The poles and zeros in the model were determined from the actual open and closed-loop gain and phase response of the OP297. In this way, the model presents an accurate ac representation of the actual device. The model assumes an ambient temperature of 25°C.

OP297





Figure 36. OP297 Macro-Model

Table I. SPICE Net-List

OP297 SPICE MACRO-MODEL

• NODE ASSIGNMENTS



• SUBCKT OP297 1 2 30 99 50

• INPUT STAGE & POLE AT 6 MHz

RIN1 1 7 2500
 RIN2 2 8 2500
 R1 8 3 5E11
 R2 7 3 5E11
 R3 5 99 612
 R4 6 99 612
 CIN 7 8 3E-12
 C2 5 6 21.67E-12
 I1 4 50 0.1E-3
 IOS 7 8 20E-12
 EOS 9 7 POLY(1) 19 23 25E-6 1
 Q1 5 8 10 QX
 Q2 6 9 11 QX
 R5 10 4 96
 R6 11 4 96
 D1 8 9 DX
 D2 9 8 DX

• EREF 98 0 23 0 1

• GAIN STAGE & DOMINANT POLE AT 0.13 HZ

R7 12 98 2.45E9
 C3 12 98 500E-12
 G1 98 12 5 6 1.634E-3
 V2 99 13 1.5
 V3 14 50 1.5
 D3 12 13 DX
 D4 14 12 DX

• NEGATIVE ZERO AT -1 8 MHz

R8 15 16 1E6
 C4 15 16 -88.4E-15
 R9 16 98 1
 E1 15 98 12 23 1E6

• POLE AT 1.8 MHz

R10 17 98 1E6
 C5 17 98 88 4E-15
 G2 98 17 16 23 1 E-6

• COMMON-MODE GAIN NETWORK WITH ZERO AT 50 HZ

R11 18 19 1E6
 C6 18 19 3.183E-9
 R12 19 98 1
 E2 18 98 3 23 100E-3

• POLE AT 6 MHz

R15 22 98 1E6
 C8 22 98 26.53E-15
 G3 98 22 17 23 1 E-6

• OUTPUT STAGE

R16 23 99 160K
 R17 23 50 160K
 ISY 99 50 331 E-6
 R18 25 99 200
 R19 25 50 200
 L1 25 30 1 E-7
 G4 28 50 22 25 5E-3
 G5 29 50 25 22 5E-3
 G6 25 99 99 22 5E-3
 G7 50 25 22 50 5E-3
 V4 26 25 1.8
 V5 25 27 1.3
 D5 22 26 DX
 D6 27 22 DX
 D7 99 28 DX
 D8 99 29 DX
 D9 50 28 DY
 D10 50 29 DY

• MODELS USED


- MODEL QX NPN BF=2.5E6)
- MODEL DX D IS = 1 E-15)
- MODEL DY D IS = 1 E-15 BV = 50)
- ENDS OP297

OP297


OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).


8-Lead Plastic DIP (N-8)



8-Lead Cerdip (Q-8)



8-Lead Narrow Body (SOIC) (SO-8)



OP297

000000000

PRINTED IN U.S.A.