

DATA SHEET

For a complete data sheet, please also download:

- The IC04 LOCMOS HE4000B Logic Family Specifications HEF, HEC
- The IC04 LOCMOS HE4000B Logic Package Outlines/Information HEF, HEC

HEF4894B

12-stage shift-and-store register

LED driver

Product specification
File under Integrated Circuits, IC04

January 1995

12-stage shift-and-store register LED driver

HEF4894B

APPLICATIONS

- Automotive
- Industrial

GENERAL DESCRIPTION

The HEF4894B is a 12 stage serial shift register having a storage latch associated with each stage for strobing data from the serial input to parallel LED driver outputs O_0 to O_{11} . Data is shifted on positive-going clock transitions. The data in each shift register stage is transferred to the storage register when the strobe (STR) input is HIGH. Data in the storage register appears at the outputs whenever the output enable (EO) signal is HIGH.

Two serial outputs (O_s and O_s') are available for cascading a number of HEF4894B devices. Data is available at O_s on positive-going clock edges to allow high-speed operation in cascaded systems in which the clock rise time is fast. The same serial information is available at O_s' on the next negative-going clock edge and provides cascading HEF4894B devices when the clock rise time is slow.

ORDERING AND PACKAGE INFORMATION

TYPE NUMBER	PACKAGES			
	PINS	PIN POSITION	MATERIAL	CODE
HEF4894BT	20	SO	plastic	SO20/SOT163A
HEF4894BP	20	DIL	plastic	DIL20/SOT146



PINNING

PIN	SYMBOL	NAME AND FUNCTION
1	STR	strobe input
2	D	data input
3	CP	clock input
4, 5, 6, 7, 8, 9, 18, 17, 16, 15, 14, 13	O_0 to O_{11}	parallel outputs (open drain)
10	V_{SS}	ground
11, 12	O_s, O_s'	serial outputs
19	EO	output enable input
20	V_{DD}	positive supply voltage

FAMILY DATA



See Family Specifications except for:
 Rating for DC current into any open-drain output: 40 mA.

I_{DD} LIMITS category MSI: see Family Specifications.



12-stage shift-and-store register LED driver

HEF4894B



FUNCTION TABLE

INPUTS				PARALLEL OUTPUTS		SERIAL OUTPUTS	
CP	EO	STR	D	O ₀	O _n	O _s	O _s '
↑	L	X	X	Z	Z	O ₁₀ '	nc
↓	L	X	X	Z	Z	nc	O ₁₁
↑	H	L	X	nc	nc	O ₁₀ '	nc
↑	H	H	L	Z	O _{n-1}	O ₁₀ '	nc
↑	H	H	H	L	O _{n-1}	O ₁₀ '	nc
↓	H	H	H	nc	nc	nc	O ₁₁

Notes

1. H = HIGH state (the more positive voltage)
2. L = LOW state (the less positive voltage)
3. X = state is immaterial
4. ↑ = positive-going transition
5. ↓ = negative-going transition
6. Z = high impedance OFF state
7. nc = no change
8. O₁₁' = the information in the twelfth shift register stage.

At the positive clock edge the information in the 10th register stage is transferred to the 11th register stage and the O_s output.

12-stage shift-and-store register LED driver

HEF4894B

DC CHARACTERISTICS

 $V_{SS} = 0$ V.

PARAMETER	V_{DD} (V)	SYMBOL	T_{amb} (°C)						UNIT	CONDITIONS
			-40		+ 25		+ 85			
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
output voltage LOW; O_n	5	V_{OL}	–	0.75	–	0.75	–	1.5	V	$V_I = V_{SS}$ or V_{DD} ; $ I_o < 20$ mA
	10		–	0.75	–	0.75	–	1.5		
	15		–	0.75	–	0.75	–	1.5		
output leakage current; HIGH; O_n	5	I_{OZH}	–	2	–	2	–	15	μ A	$V_o = 15$ V
	10		–	2	–	2	–	15		
	15		–	2	–	2	–	15		

AC CHARACTERISTICS

 $V_{SS} = 0$ V; $T_{amb} = 25$ °C; input transition times ≤ 20 ns.

PARAMETER	V_{DD} (V)	TYPICAL FORMULA FOR P (μ W)	
Dynamic power dissipation per package (P)	5	$1200 f_i + \sum(f_o C_L) \times V_{DD}^2$	where: $R_{load} = \infty$ f_i = input frequency (MHz), f_o = output frequency (MHz), C_L = load capacitance (pF), $\sum(f_o C_L)$ = sum of outputs V_{DD} = supply voltage (V)
	10	$5550 f_i + \sum(f_o C_L) \times V_{DD}^2$	
	15	$15000 f_i + \sum(f_o C_L) \times V_{DD}^2$	

AC CHARACTERISTICS

 $V_{SS} = 0$ V; $T_{amb} = 25$ °C; $C_L = 50$ pF; input transition times ≤ 20 ns.

PARAMETER	V_{DD} (V)	SYMBOL	TYP.	MAX.	UNIT	TYPICAL EXTRAPOLATION FORMULA
Propagation delay CP to O_s HIGH to LOW	5	t_{PHL}	160	320	ns	132 ns + (0.55 ns/pF) C_L
	10		65	130		53 ns + (0.23 ns/pF) C_L
	15		45	90		37 ns + (0.16 ns/pF) C_L
Propagation delay CP to O_s LOW to HIGH	5	t_{PLH}	130	260	ns	102 ns + (0.55 ns/pF) C_L
	10		55	110		44 ns + (0.23 ns/pF) C_L
	15		40	80		32 ns + (0.16 ns/pF) C_L
Propagation delay CP to O_s' HIGH to LOW	5	t_{PHL}	120	240	ns	92 ns + (0.55 ns/pF) C_L
	10		50	100		39 ns + (0.23 ns/pF) C_L
	15		40	80		32 ns + (0.16 ns/pF) C_L
Propagation delay CP to O_s' LOW to HIGH	5	t_{PLH}	130	260	ns	102 ns + (0.55 ns/pF) C_L
	10		60	120		49 ns + (0.23 ns/pF) C_L
	15		45	90		37 ns + (0.16 ns/pF) C_L

12-stage shift-and-store register LED driver

HEF4894B

PARAMETER	V _{DD} (V)	SYMBOL	TYP.	MAX.	UNIT	TYPICAL EXTRAPOLATION FORMULA
Propagation delay CP to O _n	5	t _{PZL}	240	480	ns	see note 1
OFF to LOW	10		80	160		
	15		55	110		
Propagation delay CP to O _n	5	t _{PLZ}	170	340	ns	see note 1
LOW to OFF	10		75	150		
	15		60	120		
Propagation delay STR to O _n	5	t _{PZL}	140	280	ns	see note 1
OFF to LOW	10		70	140		
	15		55	110		
Propagation delay STR to O _n	5	t _{PLZ}	100	200	ns	see note 1
LOW to OFF	10		40	100		
	15		35	70		
Output transition time; O _s , O _s '	5	t _{THL}	85	170	ns	35 ns + (1.0 ns/pF) C _L
HIGH to LOW	10		40	80		19 ns + (0.42 ns/pF) C _L
	15		30	60		16 ns + (0.28 ns/pF) C _L
Output transition time; O _s , O _s '	5	t _{TLH}	85	170	ns	35 ns + (1.0 ns/pF) C _L
LOW to HIGH	10		40	80		19 ns + (0.42 ns/pF) C _L
	15		30	60		16 ns + (0.28 ns/pF) C _L

Note

1. Definition of symbol equivalent to 3-state outputs.

AC CHARACTERISTICS

V_{SS} = 0 V; T_{amb} = 25 °C; C_L = 50 pF; input transition times ≤ 20 ns.

PARAMETER	V _{DD} (V)	SYMBOL	MIN.	TYP.	MAX.	UNIT
output enable time EO to O _n	5	t _{PZL}	–	100	200	ns
OFF to LOW	10		–	55	110	
	15		–	50	100	
output disable time EO to O _n	5	t _{PLZ}	–	80	160	ns
LOW to OFF	10		–	40	80	
	15		–	30	60	
minimum clock pulse width LOW	5	t _{WCPL}	60	30	–	ns
	10		30	15	–	
	15		24	12	–	
minimum strobe pulse width HIGH	5	t _{WSTRH}	80	40	–	ns
	10		60	30	–	
	15		24	12	–	

12-stage shift-and-store register LED driver

HEF4894B

PARAMETER	V _{DD} (V)	SYMBOL	MIN.	TYP.	MAX.	UNIT
set-up time D to CP	5	t _{su}	60	30	–	ns
	10		20	10	–	
	15		15	5	–	
hold time D to CP	5	t _{hold}	5	–15	–	ns
	10		20	5	–	
	15		20	5	–	
Maximum clock pulse frequency	5	f _{max}	5	10	–	MHz
	10		11	22	–	
	15		14	28	–	




Fig.5 Timing diagram.

