

Suites 2202-7, 22/F, Tower 6, The Gateway,<br/>9 Canton Road, Tsimshatsui,<br/>Kowloon, Hong Kong<br/>Tel (852) 2123 3289WT65F4<br/>USB μC<br/>Flash me<br/>ADCFax (852) 2123 3393<br/>E-mail: <a href="mailto:sales@jesstech.com">sales@jesstech.com</a>HomePage: http://www.jesstech.com

WT65F4 USB μC with 8KB ISP Flash memory & 12bit ADC

# WT65F4

USB uC with 8KB ISP Flash Memory 12-bit A/D Converter

# **Data Sheet**

REV.1.00 Nov.18, 2001

1

The information in this document is subject to change without notice.



Suites 2202-7, 22/F, Tower 6, The Gateway,<br/>9 Canton Road, Tsimshatsui,<br/>Kowloon, Hong Kong<br/>Tel (852) 2123 3289WT65F4<br/>USB μC<br/>Flash me<br/>ADCFax (852) 2123 3393<br/>E-mail: <a href="mailto:sales@jesstech.com">sales@jesstech.com</a>HomePage: http://www.jesstech.com

WT65F4 USB µC with 8KB ISP Flash memory & 12bit ADC

# **Table of Content**

GENERAL DESCRIPTION	1
FEATURES	1
PACKAGE INFORMATION	2
PIN ASSIGNMENT AND DESCRIPTION	3
PIN CONFIGURATION	5
FUNCTION DESCRIPTION	7
WT65F4 USB MODULE	7
MICROCONTROLLER	
ANALOG TO DIGITAL CONVERTER ( ADC )	11
PULSE WIDTH MODULATION( PWM )	13
ADPCM PUSH-PULL D/A	13
WT65F4 ADDRESS SPACE MAPPING	14
WT65F4 SPECIAL FUNCTION REGISTER ADDRESS SPACE	14
EXTERNAL FUNCTION REGISTER ADDRESS SPACE	16
CLOCK UNIT	
RESET	19
POWERDOWN MODE AND IDLE MODE	19
INTERRUPT	
TRANSMIT FIFOS	22
TRANSMIT DATA SET MANAGEMENT	23
TRANSMIT FIFO REGISTERS	
RECEIVE FIFOS	24
RECEIVE FIFO FEATURES	24
RECEIVE DATA SET MANAGEMENT	
SETUP TOKEN RECEIVE FIFO HANDLING	27
SUSPEND AND RESUME	
ISP MODE	29
ICE MODE	
NORMAL DOWNLOAD MODE	29
EXTERRNAL FUNCTION REGISTERS	
TRAGERT AC AND DC SPECIFICATION	66
	PACKAGE INFORMATION



USB µC with 8KB ISP F'ash memory & 12bit

# **Index of Figures**

Figure 1. WT65F4 40-pin DIP & 28-pin SOP / DIP package	5
Figure 2. WT65F4 48-pin QFP package	6
Figure 3. WT65F4 4General Block Diagram	7
Figure 4. USB Interface Block Diagram	9
Figure 5. Memory mapping of Flash ROM, boot ROM, and ICE ROM	11
Figure 6. ADC Interface Diagram	12
Figure 7. ADC Timing Diagram	12
Figure 8. PWM Output Waveform Diagram	13
Figure 9. ADPCM block diagram	14
Figure 10. Clock circuit when USB function is used	18
Figure 11. Clock divided-by-2 circuit	19
Figure 12. Reset Signals	19
Figure 13. Block Diagram of INT0	21
Figure 14. WT65F4 interrupt circuit	21
Figure 15. Transmit FIFO outline	22
Figure 16. Receive FIFO Outline	25
Figure 17. Suspend and Resume State Diagram	28
Figure 18. Port 2 circuit diagram.	47
Figure 19. External Clock Drive Waveform	67



 Suites 2202-7, 22/F, Tower 6, The Gateway, WT65F4

 9 Canton Road, Tsimshatsui,

 Kowloon, Hong Kong

 Tel (852) 2123 3289

 Fax (852) 2123 3393

 E-mail: sales@jesstech.com

 HomePage: http://www.jesstech.com

USB µC with 8KB ISP F'ash memory & 12bit

# **Index of Tables**

Table 1. WT65F4 Package Types	
Table 2. Pin Descriptions	3
Table 3. ADC Interface Description	
Table 4. Addressing mapping	14
Table 5. WT65F4 Special Function Register (SFR) layout	
Table 6. External Function Register ( XFR ) layout	
Table 7. Internal clock generation map	
Table 8. Writing to the Byte Count Register	
Table 9. Truth table for transmit FIFO management	
Table 10. Status of the receive FIFO data set	26
Table 11. Truth table for receive FIFO management	26
Table 12. Function Address Register (FADDR, 00H )	
Table 13. USB Interrupt Register ( USBI, 01H )	31
Table 14. USB / Key board / AD Interrupt Enable Register ( USBKAIIE, 02H )	32
Table 15. USB SIE Interface Register ( SIE1, 03H )	
Table 16. Endpoint Index Register ( EPINDEX, 05H )	34
Table 17. Endpoint Control Register ( EPCON, 06H )	35
Table 18. Speaker / Watch-dog Timer Control Register ( SPWDCTL, 07H )	37
Table 19. Transmit FIFO Data Register (TXDAT, 08H)	38
Table 20. Transmit FIFO Control Register (TXCON, 09H)	
Table 21. Transmit FIFO Flag Register (TXFLG, 0AH)	40
Table 22. Transmit FIFO Byte Count Register (TXCNT, 0BH)	
Table 23. Endpoint Transmit Status Register ( TXSTAT, 0CH )	43
Table 24. PWM0 Duty Control Register ( PWM0, 0DH )	45
Table 25. PWM1 Duty Control Register ( PWM1, 0EH )	46
Table 26. Port2 Current Control Register ( P2ODCTL, 0FH )	47
Table 27. ISP program control Register ( ISP_CTL, 11H )	48
Table 28. ISP Address low byte Register ( ISPADDL, 12H )	49
Table 29. ISP Address high byte Register ( ISPADDH, 13H )	50
Table 30. ISP program data Register ( ISPDATA, 14H )	51
Table 31. AD / PWM function control Register ( ADPWM_C, 15H )	52
Table 32. ADC Clock Control Register ( ADCLK, 16H )	
Table 33. Kay borad / AD Interrupt Register ( KYADI, 17H )	
Table 34. Receive FIFO Data Register (RXDAT, 18H)	55
Table 35. Receive FIFO Control Register (RXCON, 19H)	56



Table 37. Receive FIFO Byte Count Register (RXCNT, 1BH)	59
Table 38. Endpoint Receive Status Register ( RXSTAT, 1CH )	60
Table 39. ADC Lower Byte Data Register (ADL, 1DH)	63
Table 40. ADC Higer Byte Data Register ( ADH, 1EH )	64
Table 41. Push-pull DA speaker output envelope (SPKENV0, 10H)	65
Table 42. Push-pull DA speaker output envelope (SPKENV1, 1FH)	65
Table 43. DC Electrical Characteristics.	66
Table 44. Absolute Maximum Rating	67
Table 45. AC Electrical Characteristics.	6

5



# 1. General Description

The WT65F4 is single chip Micro-controller with low speed Universal Serial Bus (USB) and A/D functions. It includes an 8-bit 8051 CPU core, 256 bytes SRAM, 8K Bytes Flash memories, 4K boot/ICE ROM, and 32 Programmable I/O. Build-in USB and ND function suitable for UPS, touch pad, joystick & digital board application.

# 2. Features

- 8051 CPU core
- Internal Oscillator circuit for crystal from 0.5MHz, 1MHz, 2MHz, 4MHz, 6MHz, 8MHz to 12MHz
- 256 bytes SRAM
- 4K byte Internal ROM for ISP and software ICE function use
- 8K bytes Flash Memory
- 4 flash programming modes: parallel, 2-wire ISP, ICE, and normal mode (USB download and RS232 download).
- 32 programmable I/O pins
- 8-pin key wake up function
- Full duplex serial bus for synchronous or asynchronous
- Embedded USB function with three endpoints (one control Enpoint0, two Interrupt IN endpoint)
- Watchdog timer (222 clock cycles time)
- Two 16-bit programmable timers
- Two-channel 8-bit programmable PWM
- ADPCM push-pull DA
- Seven-channel 12-bits rail-to-rail ND converters
- Low VDD reset at 3.5V 3.7V
- Power on reset
- Support power down/idle power management
- Integrated 3.3V power regulator for USB use
- CMOS technology for Iow power consumption
- Total 4 ports with 25mA Source Current and 8 ports with 25mA Sink Current
- DIP-40, LQFP-48, SDIP-28 or SOP-28 package



WT65F4 USB µC with 8KB ISP Flash memory & 12bit ADC

# **3.**Package information

<u>Table 1. W 10514 Lackage Types</u>						
Package Type	Part Number					
LQFP 48	WT65F4-Q48					
DIP 28	WT65F4-N28					
DIP 40	WT65F4-N40					
SOP 28	WT65F4-S28					

#### Table 1.WT65F4 Package Types

# 4.Pin Assignment and Description

Table 2. Pin Descriptions

P	in No	<b>).</b>	Pin Name	I/O	Description
48	40	28	Pin Mame	I/U	Description
46	1		P1.0	I/O	General purpose I/O with pull-up resister
47	2		P1.1	I/O	General purpose I/O with pull-up resister
48	3		P1.2	I/O	General purpose I/O with pull-up resister
1	4		P1.3	I/O	General purpose I/O with pull-up resister
2	5		P1.4	I/O	General purpose I/O with pull-up resister
3	6		P1.5	I/O	General purpose I/O with pull-up resister
4	7		P1.6	I/O	General purpose I/O with pull-up resister
5	8		P1.7	I/O	General purpose I/O with pull-up resister
6	9	25	RESET	Ι	Active High external Reset input
7	10	26	P30/RXD	I/O	General purpose I/O with pull-up resister/serial bus receive port
8	11	27	P31/TXD	I/O	General purpose I/O with pull-up resister/serial bus transmit port
9	12	28	P32/INT0	I/O	General purpose I/O with pull-up resister/external interrupt 0
10	13	1	P33/INT1	I/O	General purpose I/O with pull-up resister/external interrupt 1
11	14	2	P34/T0	I/O	General purpose I/O with pull-up resister/Timer 0 external input
12	15	3	P35/T1	I/O	General purpose I/O with pull-up resister/Timer 1 external input
13	16	4	P36/PWM0	I/O	General purpose I/O with pull-up resister/PWM0 output
					7



WT65F4 USB µC with 8KB ISP Flash memory & 12bit ADC

-					
14	17	5	P37/PWM1	I/O	General purpose I/O with pull-up resister/PWM1 output
15			VSS	Ι	Power Ground for DAC
16			DAOUT0	0	DAC output 0
17			DAOUT1	0	DAC output 1
18			VDD	Ι	Power Source for DAC
19	18	6	XTAL2	0	Oscillator output
20	19	7	XTAL1	Ι	Oscillator input
21	20	8	VSS	Р	Power ground


22 2	21	9	P20/AD0	I/O	General Purpose I/O with pull-up resistor/ADC channel 0 (25mA Source/Sink current)
					General Purpose I/O with pull-up resistor/ADC channel 1
23 2	22	10	P21/AD1	I/O	(25mA Source/Sink current)
24	22	11		I/O	General Purpose I/O with pull-up resistor/ADC channel 2
24 2	23	11	P22/AD2	I/O	(25mA Source/Sink current)
25 2	24	12	P23/AD3	I/O	General Purpose I/O with pull-up resistor/ADC channel 3
23 2	24	12	F25/AD5	1/0	(25mA Source/Sink current)
26 2	25	13	P24/AD4	I/O	General Purpose I/O with pull-up resistor/ADC channel 4
20 2	23	15	12 1/10	1/0	(25mA Source/Sink current)
27 2	26	14	P25/AD5	I/O	General Purpose I/O with pull-up resistor/ADC channel 5
			1 20/1120	2/ 0	(25mA Source/Sink current)
28 2	27	15	P26/AD6	I/O	General Purpose I/O with pull-up resistor/ADC channel 6
					(25mA Source/Sink current)
29 2	28	16	P27/Advref	I/O	General Purpose I/O with pull-up resistor/ADC reference
2) 2					Voltage (75m & Source/Sink current)
		17	DM		voltage (25mA Source/Sink current)
30 2	29	17	DM	I/O	USB D-signal
30 2		17 18	DM DP		
30     2       31     3	29			I/O	USB D-signal
30         2           31         3           32         3	29 30	18	DP	I/O I/O	USB D-signal USB D + signal
30       2         31       3         32       3         33       3	29 30 31	18	DP V33	I/O I/O P	USB D-signal USB D + signal 3.3V power regulation output
30         2           31         3           32         3           33         3           34         3	29 30 31 32	18	DP V33 P07/K17	I/O I/O P I/O	USB D-signal USB D + signal 3.3V power regulation output General Purpose IO with pull-up resistor/key interrupt
30         2           31         3           32         3           33         3           34         3           35         3	29 30 31 32 33	18	DP V33 P07/K17 P06/K16	I/O I/O P I/O I/O	USB D-signal USB D + signal 3.3V power regulation output General Purpose IO with pull-up resistor/key interrupt General Purpose IO with pull-up resistor/key interrupt
30       2         31       3         32       3         33       3         34       3         35       3	29 30 31 32 33 34	18	DP V33 P07/K17 P06/K16 PO5/K15	I/O I/O P I/O I/O I/O	USB D-signal USB D + signal 3.3V power regulation output General Purpose IO with pull-up resistor/key interrupt General Purpose IO with pull-up resistor/key interrupt General Purpose IO with pull-up resistor/key interrupt
30       2         31       3         32       3         33       3         34       3         35       3         36       3	29 30 31 32 33 34	18	DP V33 P07/K17 P06/K16 PO5/K15 P04/K14	I/O I/O P I/O I/O I/O I/O	USB D-signal USB D + signal 3.3V power regulation output General Purpose IO with pull-up resistor/key interrupt General Purpose IO with pull-up resistor/key interrupt General Purpose IO with pull-up resistor/key interrupt General Purpose IO with pull-up resistor/key interrupt
30         2           31         3           32         3           33         3           34         3           35         3           36         3           37	29 30 31 32 33 34	18	DP V33 P07/K17 P06/K16 PO5/K15 P04/K14 ICE_N	I/O I/O P I/O I/O I/O I/O I/O	USB D-signal USB D + signal 3.3V power regulation output General Purpose IO with pull-up resistor/key interrupt General Purpose IO with pull-up resistor/key interrupt General Purpose IO with pull-up resistor/key interrupt General Purpose IO with pull-up resistor/key interrupt ICE mode input with internal pull-up. Active low.
30       2         31       3         32       3         33       3         34       3         35       3         36       3         37       38	29 30 31 32 33 34	18	DP V33 P07/K17 P06/K16 PO5/K15 P04/K14 ICE_N ICESTOP_N	I/O I/O I/O I/O I/O I/O I I	USB D-signal USB D + signal 3.3V power regulation output General Purpose IO with pull-up resistor/key interrupt General Purpose IO with pull-up resistor/key interrupt General Purpose IO with pull-up resistor/key interrupt General Purpose IO with pull-up resistor/key interrupt ICE mode input with internal pull-up. Active low. Run interrupt in ICE mode with pull-up resistor. Active low
30       2         31       3         32       3         33       3         34       3         35       3         36       3         37       38         39       40	29 30 31 32 33 34	18	DP V33 P07/K17 P06/K16 PO5/K15 P04/K14 ICE_N ICESTOP_N P41	I/O I/O P I/O I/O I/O I/O I I I I I/O	USB D-signal USB D + signal 3.3V power regulation output General Purpose IO with pull-up resistor/key interrupt General Purpose IO with pull-up resistor/key interrupt General Purpose IO with pull-up resistor/key interrupt General Purpose IO with pull-up resistor/key interrupt ICE mode input with internal pull-up. Active low. Run interrupt in ICE mode with pull-up resistor. Active low General Purpose IO with pull-up resistor.



WT65F4 USB μC with 8KB ISP Flash memory & 12bit ADC

43	38	22	P01/K11	I/O	General Purpose IO with pull-up resistor/key interrupt	
44	39	23	P00/K10	I/O	General Purpose IO with pull-up resistor/key interrupt	
45	40	24	VDD	Ι	+5V power supply.	

# 4.1 Pin Configuration







Figure 1. WT65F4 40-pin DIP & 28-pin SOP/DIP package



WT65F4 USB μC with 8KB ISP Flash memory & 12bit ADC





WT65F4 USB μC with 8KB ISP Flash memory & 12bit ADC

# **5.**Function Description

The WT65F4 is highly integrated Micro controller with Universal Bus (USB) interface. It contains an 8051 based CPU core, 8K bytes Flash memory, 256 bytes RAM,4K bytes boot / ICE ROM for 2-wire ISP and software ICE function, USB transceiver, Serial bus Interface Engine (SIE), System Interface Logic (SIL) and transmit / receive FIFOs. The USB function supports low-speed data rate (1.5M bps), suspend / resume mode, control / interrupt / bulk transfer and is fully compliant with the USB specification version 1.1.

Operations of the USB interface and special function are controlled through the use of external function registers (XFRs), special function registers (SFRs), SIE, SIL, FIFOs and 8051 microcontroller that are described in the following sections. Figure 3 shows the main functional blocks of the WT65F4 USB module and how they interface with the 8051 CPU.




Figure 3.WT65F4 General Block Diagram

# 5.1 WT65F4 USB Module

The USB function interface manages communications between the Host PC and the USB function. The WT65F4 interface consists of the USB low-speed transceiver, the serial bus engine (SIE), the system interface logic (SIL), and the transmit and receive FIFOs. The USB low-speed transceiver provides the WT65F4 a physical interface to USB lines, the SIE handles communication protocol of USB, and the SIL

handles data transfers and provides the interface among the SIE, the 8051 CPU, the function FIFOs and



WT65F4 USB μC with 8KB ISP Flash memory & 12bit ADC

the matrix keyboard.

As shown in Figure 3, the main blocks in the USB module are:

1. Low Speed USB Transceiver: This block is an on-chip transceiver having one differential driver to

transmit the USB data onto the USB bus and single ended receivers on the D+ and D- lines as well as a differential receiver to receive the USB data signal on the USB bus.

2. Low / Full Serial Bus Interface Engine (SIE): The SIE does all the front end functions of USB

protocol such as clock/data separation, syncfield identification, NRZI-NRZ conversion, token packet decoding, bit stripping, bit stuffing, NRZ-NRZI conversion, CRC5 checking and CRC16 generation and checking. Besides, it manages detecting of reset, suspend and resume signals on the upstream port of the WT65F4 to wakeup the system from the suspend state. It also provides serial-to-parallel conversion for the serial packet from the Low Speed USB Transceiver to 8 bit parallel data to the System Interface Logic and


for 8 bit parallel data from the System Interface Logic to serial packet to the Low Speed USB Transceiver.

- 3. System Interface Logic (SIL): The SIL operates in conjunction with the 8051 CPU to provide the capabilities of controlling the operation of the FIFOs, monitoring the status of the data transactions, transferring event control to the 8051 CPU through interrupt requests at the appropriate moment, initiating resume signaling to USB bus while the WT65F4 is in powerdown mode. Operation of the SIL is controlled through the use of external function registers.
- 4. **USB Function FIFOs:** The WT65F4 function interface has three endpoints can support serveral types of USB data transfer: control, interrupt and bulk. Endpoint 0 contains one FIFO for transmit and receive, endpoint 1 and endpoint 2 have only one transmit FIFO. Transmit FIFOs are written by 8051 CPU, then read by SIL for transmission. Receive FIFO is written by the SIL following reception, then read by the 8051 CPU. Endpoint 0 supports control transfer for configuration / command / status type communication flows between client software and function. Endpoint 1 and endpoint 2 supports interrupt transfer.





WT65F4 USB μC with 8KB ISP Flash memory & 12bit ADC



## Figure 4. USB Interface Block Diagram

## 5.2 Microcontroller

The 8051 CPU is a high performance 8 bit on-chip microcontroller running the firmware associated with the operation of the function. It features a 8K-byte FLASH memory, a 256-byte RAM, a 4K-byte boot/ICE ROM, and two 16-bit timers. In addition, the 8051 has two power saving modes enabling further power reduction.

The 8051 CPU's operation speed is the same as the external clock frequency. The main blocks of the 8051 CPU are:

1. **Port 0:** Port 0 is an 8-bit bi-directional I/O port with internal pull-up. Port 0 is assigned as input after

reset (i.e., POOE = 00H). The input or output control is depend on the value of SFR POOE. When Port 0 is assigned as output, internal pull-up resistor must be disabled automatically. On the other



WT65F4 USB μC with 8KB ISP Flash memory & 12bit ADC

hand, when Port 0

is assigned as input, internal pull-up resistor can be disabled by setting bit 0 of register PUPCTL. Port 0 is also the multiplexed key interrupt and wake-up function during input status.

2. Port 1: Port 1 is an 8-bit bi-directional I/O port with internal pull-up. Port 1 is assigned as input after reset (i.e., P1OE = 00H). The input or output control is depend on the value of SFR P1OE. When Port 1 is assigned as output, internal pull-up resister must be disabled automatically. On the other hand, when Port 1

is assigned as input, internal pull-up resistor can be disabled by setting bit 1 of register PUPCTL.

3. Port 2: Port 2 is an 8-bit bi-directional I/O port with internal pull-up. Port 2 is assigned as input after reset (i.e., P2OE = 00H). The input or output control is depend on the value of SFR P2OE. When Port 2 is assigned as output or as AD purpose, internal pull-up resister must be disabled automatically. On the other

hand, when Port 2 is assigned as input, internal pull-up resistor can be disabled by setting bit 2 of register PUPCTL. Port 2 is also the multiplexed analog to digital converter (ADC) function during high-impedance inputs. To be an I/O port, the enhanced internal circuits can directly drive outside components such as LED, buzzer, etc. All of the ports can offer source and sink currents about 25mA.

4. Port 3: Port 3 is an 8-bit bi-directional I/O port with internal pull-up. Port 3 is assigned as input after reset (i.e., P3OE -- 00H). The input or output control is depend on the value of SFR P3OE. When Port 3 is assigned as output, internal pull-up resister must be disabled automatically. On the other hand, when Port 3

is assigned as input, internal pull-up resistor can be disabled by setting bit 3 of register PUPCTL. Port 3 also serves the functions of various special features as listed below:

Port Pin	<b>Alternate Function</b>
P30	RXD(serial input port)
P31	TXD(serial output port)
P32	INT0(external interrupt 0)
P33	INT1(external interrupt 1)
P34	T0 (timer 0 external input )
P35	T1 (timer 1 external input )
P36	PWM0 (PWM 0 output port)
P37	PWM1 (PWM 1 output port)

5. Port 4: Port 4 is an 2-bit bi-directional I/O port with internal pull-up. Port 4 is assigned as input



WT65F4 USB µC with 8KB ISP Flash memory & 12bit ADC

after reset (i.e., P4OE = 00H). The input or output control is depend on the value of SFR P4OE. When Port 4 is assigned as output, internal pull-up resister must be disabled automatically. On the other hand, when Port 4 is assigned as input, internal pull-up resistor can be disabled by setting bit 4 of register PUPCTL.

- 6. **16-bit Timer:** The WT65F4 has two 16 bits timers that can be clocked by Oscillator. It can be programmed for applications such as periodically generating interrupt or serving as a firmware watchdog timer etc.
- 7. **8051 On-Chip Memory:** The 8051 provides on-chip program memory beginning at location 4000H in normal mode, testing mode, and parallel programming mode. where, following chip reset, the first instruction is fetched and executed Flash memory. The 8051 CPU also provides on-chip data RAM beginning at location 00H. Locations 00H-7FH can be accessed with direct, indirect addressing while locations 80H-FFH can only be accessed with indirect addressing. In 2-wire ISP programming mode and ICE mode, the program memory begins at location 4000H. In ICE mode, the address is continuesly compared with both BRK0 and BRK1 SFR registers. If a match occurs, a breakpoint interrupt (i.e., NMI) is issured and the address is jumped to \$8010h.

ROM Type	<b>Memory Location</b>
Flash ROM 8K Byte	000h-1FFFh
Boot boot/ICE ROM 4K Byte	8000h-8FFFh

Figure 5. Memory mapping of Flash ROM, boot ROM, and ICE ROM

The following flash addresses are reserved for special purpose:

- \$0000h : program-reset vector.
- \$0003h : external interrupt 0, Key scan input or A/D interrupt vector.
- \$000Bh : timer 0 interrupt.
- \$0013h : external interrupt 1 or USB interrupt vector.
- \$001Bh : timer 1 interrupt.
- \$0023h : serial bus interrupts.
- \$8010h : breakpoint interrupt for ICE mode

# 5.3 Analog to Digital Converter (ADC)

The seven channels of 12-bits AD converter is turned on by ADON bit (Table 31). ADSEL0, 1, and 2 are the channel selected bits to control which channels' signal will be converted. The input analog signal will be converted to digital and stored in register ADH and ADL. As the ADINT\_IE (Table 14) being set to



WT65F4 USB μC with 8KB ISP Flash memory & 12bit ADC

"1" after AD be converted , interrupt occurs and ADINT (Table 13) is set to "1", AD block show in Figure 6.




Figure 7. ADC Timing Diagram

Signals	I/O	Description
DAON	Ι	0:Power-down mode;1:ADC turned on
ADEN	Ι	Conversion start. Rising edge trigger
AD0~6	Ι	AD analog inputs
ADVRF	I	AD reference voltage.1uF capacitor must be connected between ADVRF and VSS
CLKIN	L	ADC clock input
1DH,1EH	0	AD digital output bus. Q is available from ADRDY rising edge to ADEN becoming low.
ADRDY	0	AD output ready. Rising edge triggered




WT65F4 USB μC with 8KB ISP Flash memory & 12bit ADC


# 5.4 Pulse Width Modulation (PWM)

The corresponding PWM register (Table 24 and Table 25) controls the PWM duty cycle. Duty cycle ranges from 0/32 to 31/32. The LSB 3-bit of the PWM register determines the frame to be extended two Tosc (Tosc = 1/external clock frequency).

- 000 : no extended pulse.
- 001 : extended two Tosc at frame 4.
- 010 : extended two Tosc at frame 2 and 6.
- 011 : extended two Tosc at frame 2, 4 and 6.
- 100 : extended two Tosc at frame 1, 3, 5 and 7.
- 101 : extended two Tosc at frame 1, 3, 4, 5 and 7.
- 110 : extended two Tosc at frame 1,2, 3, 5, 6 and 7.
- 111 : extended two Tosc at frame 1, 2, 3, 4, 5, 6 and 7.

The MSB 5-bit of PWM register determines 0/32 to 31/32 duty cycle in each frame. However, both PWM0 and PWM1 duty cycles can be extended depending on the value of ADPWMCLK register. This can be done by dividing the external clock to the desired frequency (new Tosc), and then generate the pulse width according to the MSB 5-bit of PWM register. Figure 8 shows three examples of how PWM pulses are extended.





# 5.5 ADPCM push-pull DIA

Two voice envelope register buffers, SPKENV0 and SPKENV1, are added in XFR. If ADPCM is enabled (i.e., setting SPKON bit to high), P36/PWM0 and P37/PWM1 outputs the value from ADPCM push-pull DA. Otherwise, PWM output are selected. The bit DUALT indicates whether two envolope datas needs to be combined together in order to generate the dual tone.






Figure 9. ADPCM block diagram

# 5.6 WT65F4 Address Space Mapping

The WT65F4 has five address spaces: a program memory space, an internal data memory space, a special function register space, an external function register space, and a register file. Table 4 shows the addressing mapping if the WT65F4.

Table 4. Addressing mapping											
Memory Type	Size	Location	Data Addressing								
Flash Code	8K bytes	0000H- 1FFFH	Indirect using MOVC instruction								
External			Indirect using								
Function	32 bytes	00H-1FH	MOVX								
Register			instruction								
Internal Data	128 bytes	00H-7FH	Direct, Indirect								
Internal Data	128 bytes	80H-FFH	Indirect								
SFRs	128 bytes	80H-FFH	Direct								
Register File	8 bytes	R0-R7	Register								
Note : Direct :	Direct Byte A	ddressing									
Indirect:	Indirect Byte	Addressing									
(1):	Please refer to	8051 data sheet for bit d	lefinition of each SFR.								

## Table 4. Addressing mapping

# 5.7 WT65F4 Special Function Register Address Space

The special function registers (SFRs) reside in this optimized 8051 microcontroller Core. Table 5



WT65F4 USB µC with 8KB ISP Flash memory & 12bit ADC

lists the location of all the WT65F4 SFRs. Please refer to the 8051 Data sheet for bit definition of each SFR.

		-		P	P	P	P	P			P
Na	A	R	initi	В	В	В	В	В	Bi	В	В
me	0	/	al	it	it	it	it	it	t	it	it
	0	V	a1	7	6	5	4	3	2	1	0
				Р	п	n	D	р		п	р
DO	8	R V		0	Р	P	P	P	P0	P	P
P0		V	FFh		0.	0.	0.	0.	.2	0.	0.
	ľ			7	6	5	4	3		1	0
	8	n									
SP	1	R V	07h								
	ł	V									
	8										
DP		v	00h								
L	ŀ		0011								
	8										
DP		v	00h								
Н	ł		0011								
				Р	Р	Р	Р	Р		Р	Р
	8			0	0	0	0	0	PO	0	0
PO		v	00h	7	6	5	4	3	2	1	0
OE	1	•	0011	Ó	Ŏ	0	O O	0	0	0	Ŏ
	1			E	E	E	E	E	Е	E	E
				S			I			L	
PC	8	R	0x01	M		S	C	G	G	Р	Ι
0	7	V	0000	O IVI		P	E	F	F0	D	D
Ν	ł	v	b	D		M		1	10	D	L
ТС				T T	Т	T	(1) T	Ι		Ι	Ι
0		R	00h	F	R	I F	R	E I	IT	E I	T T
N N	1	V	0011	г 1	к 1	Г 0	0 K	<u></u> 1	1	Е 0	1 0
T T	1			G		0	0	G		0	U
I M	8	מ			C	М	М			М	М
O M	9	R V	00h	A T	/		M	A	C/ T	M 1	
	ł	v		E	Т	1	0	T		1	0
DE						т	т	E		т	т
TT	8	т		Т	Т	Т	Т	Т	Т	Т	Т
TL		R V	00h	L	L	L	L	L	L	L	L
0	ł	V			0	0	0	0	02	0	0
				7	6	5	4	3		1	0
TH		R	00h	T	Т	Т	Т	Т	Т	Т	Т
0		V		Н	Н	Н	Н	Н	Н	Н	Н

# Table 5. WT65F4 Special Function Register (SFR) layout

20



⑧ Jess Technology Co., Ltd.
▶ 氏科技有限公司

Suites 2202-7, 22/F, Tower 6, The Gateway, 9 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel (852) 2123 3289 Fax (852) 2123 3393 E-mail: <u>sales@jesstech.com</u> HomePage: http://www.jesstech.com

WT65F4 USB  $\mu C$  with 8KB ISP Flash memory & 12bit ADC

	ł			0	0	0	0	0	02	0	0
	1			7	6	5	4	3	02	1	0
				Ť	T	T	T	T		T	T
TL	8	R		Ĺ	L	Ĺ	Ĺ	L	Т	L	L
1	(	v	00h	1	1	1	1	1	L	1	1
1	ł	•		7	6	5	4	3	12	1	0
				Ť	T	T	T	T		T	T T
TH	8	R		H	H	H	H	H	Т	Η	H
1	I	v	00h	1	1	1	1	1	Н	1	1
1	ł	•		7	6	5	4	3	12	1	0
				P							
	ç	R		1	Р	Р	Р	Р	P1	Р	Р
P1	(	v	FFh		1.	1.	1.	1.	.2	1.	1.
	ł	•		7	6	5	4	3	.2	1	0
				P	Р	Р	Р	Р		Р	Р
	d			1	1	1	1	1	P1	1	1
P1	1	V	00h	7	6	5	4	3	2	1	0
OE	ŀ	•	0011	Ó	0 0	0	- O	0	0	0	0 0
	1			Ē	E	E	E	E	Е	E	E
S	C			S	S	S	R	T	R		
M	ŝ	R	00h	M	M	M	E	B	B	Т	Т
2	ł	V	0011	0	1	3	N	8	8	Ι	Ι
	4								0		
SB	ĺ	R	XXh	S	S	S	S	S	S2	S	S
UF	ŀ	ν	21211	7	6	5	4	3	52	1	0
				Р			_	_		_	_
	Ι	R		2	Р	Р	Р	Р	P2	Р	Р
P2	(	v	FFh		2.	2.	2.	2.	.2	2.	2.
	ł	•		7	6	5	4	3	.2	1	0
				P	Р	Р	Р	Р		Р	Р
				2	2	2	2		P2 2	2	2
P2	2	v	00h	7	6	5	4	23		2 1	2 0
OE	ŀ	•	0011	Ó	Ů	0	0	0	0	0	0
				Ē	E	Ē	Ē	Ē	E	E	Ē
			0xx0					E	Е	E	E
IE	8	R	0000	E			E	T	X	T	X
0	ł	V	b	Α			S	1	1	0	0
				Р	n				_		
	ł	R		3	P	Р	P	P	P3	P	P
P3	(	V	FFh		3.	3.	3.	3.	.2	3.	3.
	ł			7	6	5	4	3		1	0
				P	Р	Р	Р	Р	50	Р	Р
	F				3	3	3	3	P3	3	3
P3	4	v	00h	3	6	5	4	3	2	1	0
OE	ŀ			0	Ő	0	0	0	0	0	Ô
				Ē	Ē	Ē	Ē	Ē	Е	Ē	Ē
IP	F	R	XXXX				P	P	Р	P	P
	- 1	-			l	I	· ·	· ·	· ·	· ·	· ·



⑧ Jess Technology Co., Ltd.
▶ 氏科技有限公司

Suites 2202-7, 22/F, Tower 6, The Gateway, 9 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel (852) 2123 3289 Fax (852) 2123 3393 E-mail: <u>sales@jesstech.com</u> HomePage: http://www.jesstech.com

WT65F4 USB μC with 8KB ISP Flash memory & 12bit ADC

0	8	V					S	Т	X	Т	Х
	<u>}</u>		b				D	1 P	1	0	0
PS	1	R V		C	A	F	R S	R S O	O V		Р
W	ł	V		Y	C	0	1	0	V		D
P4(	1 8	R								P 4	Р 4
2)	ł	V	b							4	0
	т									P	P
P4		V	xxxx xx00							4	4 0
OE	ł		b							0	0
				A						E	E
٨	I	D		C	A C	A	A	A C	A C C. 2	A C	A C C.
A CC	(	R V	00h	С	C C	C C .5	C C .4	C C	C.	C.	C.
	1			7	.6	.5	.4	C .3	2	1	0
D	I	R	0.01	В	В	В	В	В	B.	B.	B.
В	C ł	V	00h	7	.6	.5	.4	.3	2	1	0
PC	F			Р	Р	Р	Р	Р	Р	Р	Р
SK	e	R	00h	C C	C C	C C 5	C C	C C	C C 2	C C 1	C C
0	ł			C 7	6	5	4	3	2	1	0
DC	т			P C	P	P C	P C	P C	Р	Р	Р
PC SK	1	R	00h	C	C C	C C	C C	C C	C	C	C
1	ł			1	1	1	1	1	C 10	C C 9	C C 8
				5	4	3	2 P	1 P		P	P
PU	I						4	3	Р2 Р	1	0
PC TI	0	V	00h		-		P	P	U U	P	P
TL	1						U P	U P	Р	U P	U P
									B	В	В
BR KE	I	V	00h						K E	K E	K E
N N	ł	v	001						Ν	Ν	Ν
									2	1	0
BR	I		0.01	B 0	B	B	B	B	В	В	В
K0 L	ł	V	00h		0. 6	0. 5	0. 4	0. 3	0. 2	0. 1	0. 0
BR				7 B	B	B	В	B	B	B	B
K0		V	00h	В 0	Б 0.	В 0.	В 0.	В 0.	В 0.	0.	0.
Н	ł				1	1	1	1	10	9	8



WT65F4 USB µC with 8KB ISP Flash memory & 12bit ADC

				1 5	4	3	2	1				
BR K1 L	H I I	V	00h	B 1 7	B 1. 6	B 1. 5	B 1. 4	B 1. 3	B 1. 2	B 1. 1		B 1. 0
BR K1 H	H H H	V	00h	B 1 1 5	B 1. 1 4	B 1. 1 3	B 1. 1 2	B 1. 1 1	B 1. 10	B 1. 9	v	B 1. 8

(1) Read only (2) Bit addressable

#### 5.8 **External Function Register Address Space**

The external function registers (XFRs) reside inside the USB module. The 8051 is connected to one of these registers when the register is addressed by the contents of registers R0 or R1 in the internal data memory. Two instructions, MOVX @Rr, A and MOVX A, @Rr can be used for data movement between the XFRs and accumulator of the 8051. Table 6 lists the location of all the XFRs. When the instruction, MOVX @Rr, A or MOVX A, @Rr, is executed, the address contained in R0 or R1 registers is latched by ALE signal and then the direction of data movement between the XFRs and the 8051 can be controlled by the signals WR or RD subsequently generated by the 8051.

Na me		Init ial	Bi t 7	Bi t 6	Bi t 5	Bi t 4	Bi t 3	Bit 2	Bi t 1	Bit 0
FA DD R		00h	-	A D R6	A D R 5	A D R 4	A D R 3	AD R2	A D R1	A DR 0
US BI		xx0 000 00b			R E S U M E	S U SP E N D	U SB x0 IN T	US BTx 2IN T	US BT x1I NT	US BT x0I NT
US BK AIE		00h	KI N T I E	A DI NT _I E	RE SU ME _IE	SU PE N D_ IE	Rx 0I NT _I E	Tx2 INT _IE	Tx 1IN T_I Ē	Tx0 INT _IE
SIE I		Xx0 000	Ţ		L V	CL K1 2M	V 33	US BR STE	D M	W A
					23					V1.0

#### Table 6. External Function Register (XFR) layout



WT65F4 USB μC with 8KB ISP Flash memory & 12bit ADC

	Ob			R E N	EN	E N	N	E N	KE UP
EPI ND EX	xxx xxx 00b						ł	EP IN X1	EP IN X0
EP CO N	001 x01 01b 3	R X S T L	T X ST L	C T L P	-	R XI E	RX EP EN	T X O E	TX EP EN
SP WD CT L	000 000 10h	S P K O N	D U A LT					E N_ W D T	W DT RS T
TX CA T	xxh	T X D A T 7	T X D A T6	T X D A T5	T X D A T 4	T X D A T 3	TX DA T2	T X D AT 1	TX D AT 0
TX CO N	0xx xxx xxb	T X C L R		I		1			
TX FL G	xxx x10 00b			I	1	T X E M P	TX FU LL	T X U RF	TX O VF
TX CN T	00h		-			T X C N T 3	TX CN T2	T X C N T1	TX CN T0
TX ST AT	00h	T X S E Q	-	-			TX VO ID	T X E RP	TX AC K
PW M0	00h	P W M 07	P W M 06	P W M 05	P W M 04	P W M 03	P W M O2	P W M 01	P W M0 0
PW M1	00h	P W M 17	P W M 16	P W M 15	P W M 14	P W M 13	P W M1 2	P W M 11	P W M1 0
P0 OD CT L	00h	, i		P0 5S N	P0 4S N			P0 1S N	P0 0S N
SP KE NV 0	00h	D A 0. 7	D A 0. 6	D A 0. 5	D A 0. 4	D A 0. 3	DA 0.2	D A0 .1	D A0 .0
ISP CT L	xxh	X E	Y E	S E	O S	E R A S E	PR OG	M A S1	N VS TR
ISP AD DL	xxh				Y A D	Y A D	Y A D	Y A D	Y A D



WT65F4 USB  $\mu C$  with 8KB ISP Flash memory & 12bit ADC

						R 4/ A 4	R 3/ A 3	R2 /A 2	R 1/ A 1	R0 /A 0
ISP AD DH		xxh	X A D R 7/ A 1 2	X A D R 6/ A 11	X A D R 5/ A 10	X A D R 4/ A 9	X A D R 3/ A 8	X A D R2 /A 7	X A D R 1/ A 6	X A D R0 /A 5

ISP DA TA		xxh	D 7	D 6	D 5	D 4	D 3	D2	D 1	D0
AD PW M_ C		xxx xxx 10b	A D O N	A D E N	A D S L E2	A D S E L 1	A D S E L 0	Ad ver f_ C	P W M E N1	P W M EN 0
AD CL K		000 000 00b		-	-	1	1	AD CL K2	A D C L K1	A DC LK 0
KY AD I		00x xxx xxb	K E YI N T R X D A T	A DI N T		t -	ŀ			
RX DA T		xxh	R X D A T 7	R X D A T6	R X D A T5	R X D A T 4	R X D A T 3	RX DA T2	R X D AT 1	RX D AT 0
RX CO N		0xx xxx xxb	R X C L R	-		R X F F R C				
RX FL G		xxx x10 00b	-				R X E M P R	RX FU LL	R X U RF	RX O VF
RX CN T		00h					R X C N T 3	RX CN T2	R X C N T1	RX CN T0
RX ST AT		00h	R X S E Q	R X SE T U P	S T O V W	E D O V M		RX VO ID	R X E R R	RX AC K
AD L		00h	A D B 7	A D B6	A D B 5	A D B 4	A D B 3	AD B2	A D B1	A DB 0
AD H		00h					A D	AD B1	A D	A DB
					25					V1.0



WT65F4 USB μC with 8KB ISP Flash memory & 12bit ADC

							B 11	0	В9	8
SP KE NV 1		00h	D A 1. 7	D A 1. 6	D A 1. 5	D A 1. 4	D A 1. 3	DA 1.2	D A1 .1	D A1 .0

Note: (1) Read to clear

(2)Write 0 to clear

(3) Initial value only for Endpoint 0

#### 5.9 Clock Unit

Several different external clock frequencies can be applied to WT65F4, they are 0.5MHz, 1MHz, 2MHz, 4MHz, 6MHz, 8MHz, and 12MHz. An feedback resistor is built in and can be turned off during power-down mode and be waked up by a key interrupt, an external interrupt, or the resume signal from USB host.

When USB function is used, only 6MHz or 12MHz external clock can be used. As USB core only accepts 6MHz, when 12MHz clock is applied, bit 4 of SIEI register is set so that a divided-by-2 circuit is activated.

There are two different internal clock speed to be applied to WT65F4 USB functions, 1.5MHz and 6MHz. The implementation of the two internal clocks is shown below:

	USB low speed	USB low speed	No USB
External clock	6MHz	12MHz	Spec
%2	Disable	6MHz	Disable
DPLL	1.5MHz	1.5MHz	Disable

Table 7. Internal clock generation map

Note: %2 means divided-by-2 circuit

DPLL means divided-by-4 digital PLL.

As shown in Figure 10, the clock to CPU control section is stopped where "1" is set in bit 0 (IDL) of the power control register (PCON) in firmware, thereby the CPU operation is halted in idle mode. Idle mode

freezes the clocks to the CPU at known states while the peripherals continue to be clocked. The CPU status before entering idle mode is preserved. The contents of the SFRs, XFRs and RAM are also retained. Idle mode can be used while the device is in unenumerated state following chip reset. Activation of an enabled interrupt and a logic high on chip reset are the ways to exit the idle mode.



WT65F4 USB μC with 8KB ISP Flash memory & 12bit ADC

The clock to where the CPU controlled section and peripherals that including some portions of USB function is stopped at where bit 1 (PD) of the power control register (PCON) is set in firmware. Therefore both Oscillator and CPU operation are halted in powerdown mode. The CPU status before entering powerdown mode is preserved. In addition, the contents of the SFRs, XFRs and RAM are also retained. For suspend, firmware must put the WT65F4 into powerdown mode to meet the USB limitation of 500  $\mu$  A. Activation of an enabled interrupt and a logic high on chip reset are the ways to exit the powerdown mode.

The clock source usb\_clock is used as the sampling clock for the USB function for Low (6MHz and 1.5MHz) speed USB Transactions.

Besides of clock generated for USB core logic and 8051 CPU, WT65F4 also needs to generate a clock source for AD Convertor (ad\_clk). The speed of ad\_clk depends on ADSEL bits in ADPWM\_C register. Please see Table 31 for detail.







Figure 10. Clock circuit when USB function is used






# 5.10 Reset

Chip reset can be initiated by the watch-dog timer reset, or Low voltage reset, an USB-initiated reset, an power-on reset (POR), or an external high level reset. The external reset must be applied to the RESET pin for at least 80ms while the Oscillator is runningin order to reset the entire chip. A Low voltage (VCC  $V_{LvR}$ ) causes a reset condition for entire chip to prevent the chip Flash memory being placed at unknown state. 8051 reset is extended for 5 states in order to synchronize ALE and PSEN.





# 5.11 Powerdown Mode and Idle Mode

The instruction that sets PCON.0 is the last instruction executed before the idle mode is activated. Once in the idle mode the CPU status is preserved in its entirety. Activation of any enabled interrupt will cause PCON.0 to be cleared by hardware and then the idle mode is terminated.



WT65F4 USB μC with 8KB ISP Flash memory & 12bit ADC

The instruction that sets PCON.1 is the last executed prior to entering powerdown mode. Once in the powerdown mode, the Oscillator is stopped. The contents of the on-chip RAM, the Special Function Registers and USB External Function Registers are saved. Hardware reset and activation of any enabled interrupt is the ways of exiting the powerdown mode. Powerdown mode should be used for USB suspend

operation. PCON.1 has to be set in the ISR of interrupt caused by active SUSPEND signal. Please see section 5.12 for details.

The WT65F4 can initiate resume signaling to the USB host through remote wakeup of the USB function while it is in powerdown mode. While in powerdown mode, remote wakeup has to be initiated through assertion of an enabled external interrupt.

ADC powerdown mode is controlled by ADPWR bit of ADPWM\_C register.

# 5.12 Interrupt

As shown in Figure 14, there are 6 interrupt sources share two interrupt inputs of the 8051 (interrupt 0 and interrupt 1):

Interrupt 0 This interrupt is connected to the external hardware interrupt input P32/INT0 of the WT65F4.

Two interrupts, AD interrupt (ADINT) and keyboard interrupt (KEYINT), also use interrupt 0

to operate. In normal operation, both AD interrupt and keyboard interrupt is disabled. In powerdown mode, AD interrupt would be disable and keyboard interrupt is enable to

terminate

the powerdown mode (suspend state) and support remote wakeup. The interrupt vector is 03H.

The external interrupt P32/INT0 can only be used when both ADINT and KEYINT interrupt

functions are disabled. Figure 13 shows the control block diagram of P32/INT0, ADINT, and

KEYINT.







Figure 13. Block Diagram of INT0

Interrupt 1 This interrupt is used by USB function interrupt and connected to the external hardware interrupt input 1 (P33/INT1) of WT65F4. This interrupt is used for control transfer and interrupt

transfer and its interrupt vector is 13H. This interrupt is also initiated by assertion of an USB

suspend interrupt signal or an USB resume interrupt signal. Similar to interrupt 0, the external

interrupt P33/INT1 can not be used when anyone of the USB interrupt functions is enabled.





WT65F4 USB μC with 8KB ISP Flash memory & 12bit ADC

Figure 14. Wt65F4 interrupt circuit

# 5.13 Function Endpoint

The WT65F4 can supports up to three function endpoints. Endpoint 0 contains a FIFO for transmit and receive while endpoint 1 and endpoint 2 is transmitted only. Endpoint 1 and endpoint 2 handles interrupt data transfer. The EPINDE  $\sim$  register (Table 16) selects the endpoint for any given data transaction.


# 5.14 Transmit FIFOs

The WT65F4 has one transmit FIFO for each function endpoint (See Figure 4).

# 5.15 Transmit FIFOs Features

The transmit FIFOs are data buffers with the following features (See Figure 15):

- support for one data set of not greater than 8 bytes
- a byte count register to store the number of bytes in the data set
- protection against overwriting data in a full FIFO
- capability to retransmit the current data set





WT65F4 USB μC with 8KB ISP Flash memory & 12bit ADC

### Figure 15. Transmit FIFO outline

The 8051 CPU writes to the FIFO location specified by the write pointer also used as the bytecounter to

indicate how many bytes have been written and not yet read by SIL. The write pointer automatically increments by one after a write and decrements by one after a read. The read pointer points the next FIFO location to be read by the SIL. The read pointer automatically increments by one after a read. The transmit

FIFO is inhibited to be read by the SIL when it is empty or before a data set has been successfully written into it.

# 5.16 Transmit Data Set Management

TXFULL = 1 in the TXFLG register (Table 21), indicates data set has been written into the FIFO and is ready for transmission. Following reset, TXFULL -- 0 and TXEMP = 1, signifying an empty FIFO. Only the first eight bytes of the data set which size is greater than eight are written into the FIFO. In this case, TXFULL is not set until a write to TXCNT (Table 22). In the case of TXFULL = 1 farther writing to TXDAT (Table 19) or TXCNT are ignored. Please note that the content of TXCNT determines the number of bytes transmitted over the USB lines. Discrepancy between the byte number written to TXCNT and number of bytes actually written to the FIFO will cause an unexpected result. Read the FIFO is prohibited when the FIFO is empty or TXFULL = 0.

Two events cause the TXFULL to be updated:

- A new data set is written to the FIFO: The CPU writes bytes to the FIFO via TXDAT and writes the number of bytes to TXCNT. TXFULL is only set after the write to TXCNT. Set TXCNT-0 indicates a zero length transmission. In this case, TXFULL is set and TXEMP remains unchanged to indicate the FIFO is still empty. This process is illustrated in Table 8.
- A data set in the FIFO is successfully transmitted: The SIL reads the data set Flashmemory the FIFO for transmission. When a good transmission is acknowledged, the TXFULL is cleared and TXEMP is set.

Table 8. Writing to the Byte Count Register



WT65F4 USB μC with 8KB ISP Flash memory & 12bit ADC

T X F U L L	T X E M P	Zero Length Transmi ssion	Write bytes to TXDATx → →	Data Set Written	TX FU LL	TX EM P
0	0	NO	Write byte	Yes	1	0
0	1	NO	count to	Yes	1	0
0	1	Yes	TXCNTx	No	1	1
1	-	-		Write lgnored	1	-

When a good transmission is completed, both read pointer and write pointer is advanced to the start point of the FIFO to set up for transmitting the next data set. When a bad transmission is encountered, the read pointer is reversed to the start point of the FIFO to enable the SIL to re-read the last data set for retransmission. The pointer reversal and advance are accomplished automatically by hardware. Table 13 summarizes how actions following a transmission depend on TXERR and TXACK.

#### Table 9. Truth table for transmit FIFO management

TXE RR	TX AC K	Action at End of Transfer Cycle
0	0	No at End of Transfer Cycle
0	1	Read Pointer and Write Pointer both are set to the start point of FIFO
1	0	Read Pointer is set to the start point of FIFO

# 5.17 Transmit FIFO Registers

TXDAT, the transmit FIFO data register (see Table 19 and Section 0) TXCNT, the transmit FIFO byte count register (see Table 22 and Section 0) TXCON, the transmit FIFO control register (see Table 20 and Section 0) TXFLG, the transmit FIFO flag register (see Table 21 and Section 0)

These registers are endpoint indexed. They are used as a set to control the operation of the transmit



WT65F4 USB μC with 8KB ISP Flash memory & 12bit ADC

FIFO, associated with the current endpoint specified by the EPINDEX register (see Table 16 and Section 0).


# 5.18 Receive FIFOs

The WT65F4 has one receive FIFO for endpoint 0 (See Figure 4). This FIFO is shared with the transmit FIFO. Detail operating is described in section.

# 5.19 Receive FIFO Features

The receive FIFO is a data buffer with the following features (see Figure 16):

- support for one data set of not greater than eight bytes
- a byte count register accesses the number of bytes in the data set
- flag to signal a full FIFO and an empty FIFO
- capability to re-receive the last data set



## Figure 16. Receive FIFO Outline

The SIL writes to the FIFO location specified by the write pointer also used as the byte-counter to



indicate how many bytes have been written and not yet read by the 8051 CPU. The write pointer automatically increments by one after a write and decrements by one after a read. The read pointer points the next FIFO location to be read by the 8051 CPU. The read pointer automatically increments by one after a read. The receive FIFO is inhibited to be read by the 8051 CPU when it is empty or before a data set has been successfully written into it. When a SETUP token is detected by the SIL, the SIL flushes the FIFO even if the FIFO is being read by the 8051 CPU.

# 5.20 Receive Data Set Management

RXFULL = 1 in the RXFLG register (Table 36), indicates the data set has been written into the FIFO and is ready for reception. Following reset, RXFULL = 0 and RXEMP = 1, signifying an empty FIFO. Only the first eight bytes of the data set which size is greater than eight are written into FIFO. RXFULL is however not set until reception is done and successfully acknowledged. RXFULL is cleared by setting the FFRC bit of RXCON (Table 35) in firmware to indicate the data set has

successfully read by CPU. In the case of RXFULL = 1 farther writes to FIFO are ignored. Please note that the content of RXCNT (Table 37) should be read by 8051 CPU to determine the numbers of bytes need to be read Flashmemory FIFO by 8051 CPU. Further reading Flashmemory an empty FIFO is ignored.

RXF ULL	RXEM P	Status
0	0	Data set is being written to FIFO
0	1	Empty
1	0	Data set already written to FIFO
1	1	Zero length packet received

# Table 10. Status of the receive FIFO data set

When a good reception is completed and the data set has been successfully read by the 8051, firmware must set the FFRC bit of RXCON to advance the write pointer and read pointer to the start point of the FIFO to set up for receiving the next data set. When a bad reception is completed, the write pointer can be reversed to the position of the start point of the FIFO to enable the SIL to re-write the last data set for re-reception. The pointer advance and reversal are accomplished automatically by hardware. Table 11 summarizes how actions following a reception depend on RXERR and RXACK.

## Table 11. Truth table for receive FIFO management



WT65F4 USB µC with 8KB ISP Flash memory & 12bit ADC

RX ER R	RX AC K	Action at End of Transfer Cycle	
0	0	No operation	
0	1	Read Pointer and Write Pointer are set to the start point of FIFO when firmware sets the FFRC bit of RXCON	
1	0	Write Pointer is set to the start point of FIFO	

# 5.21 Receive FIFO Registers

RXDAT, the receive FIFO data register (see Table 34 and Section 0) RXCNT, the receive FIFO byte count register (see Table 37 and Section 0) RXCON, the receive FIFO control register (see Table 35 and Section 0) RXFLG, the receive FIFO flag register (see Table 36 and Section 0)

These registers are endpoint indexed. They are used as a set to control the operation of the receive FIFO associated with the current endpoint specified by the EPINDEX register (see Table 16 and Section 0).

# 5.22 Setup Token Receive FIFO Handling

SETUP tokens received by the endpoint zero must be acknowledged, even if the receive FIFO is not empty. As described in section 5.19, when a SETUP token is detected by the SIL, the SIL flushes the FIFO and sets the STOVW bit of RXSTAT (Table 38) for reset and locking the read pointer. These prevent RXURF bit of RXFLG and the read pointer Flashmemory being set if the receive FIFO flush occurs in the middle of an 8051 CPU data read cycle. The STOVW bit is cleared and the EDOVW bit is set when a SETUP packet has been successfully acknowledged. The read pointer will remain locked until both the STOVW and EDOVW bits are cleared. For SETUP packets only, firmware must clear EDOVW before reading data Flashmemory the FIFO. If this is not done, data read Flashmemory the FIFO will be invalid. After processing a SETUP packet, firmware should always check the STOVW and EDOVW flags before setting the RXFFRC bit. When a SETUP packet either has been or is being received, setting of RXFFRC has no effect if either STOVW or EDOVW is set.

# 5.23 Suspend and Resume

In order to reduce the power consumption, WT65F4 automatically enters the suspend state when it




WT65F4 USB μC with 8KB ISP Flash memory & 12bit ADC

has observed no bus traffic for 3 ms. When in suspend, the 8051 CPU and its peripherals are in powerdown mode. Keyboard interrupt is enabled to support remote wakeup. The entire chip consumes less than 100 pA in suspended state.

WT65F4 exits suspend mode when there is bus activity. A USB device may also request the host exits Flashmemory suspend or selective suspend by using electrical signaling to indicate remote wakeup. The ability of a device to signal remote wakeup is optional. WT65F4 allows the host to enable or disable this

capability. Device states are described in Figure 17.





WT65F4 USB µC with 8KB ISP Flash memory & 12bit ADC

Figure 17. Suspend and Resume State Diagram

# 5.24 ISP Mode

Five pins are released for performing ISP mode, they are VDD, GND, RESET, P30/RXD, and P31/TXD. By applying a special pattern through RESET, P30/RXD, and P31/TXD, the device can be forced to enter the ISP mode. The detection of this special pattern is done by firmware. Once the ISP mode is detected, a flag (ISPM) is written to bit 5 of SFR PCON. On the other hand, if ISP mode is not detected after 50 ms, then normal mode is considered. While in the ISP mode, the data and an external clock can be applied via P30/RXD and P31/TXD, respectively. Furthermore, flash IOs are rerouted from normal CPU interface to XFR ISP corresponding registers.

In order to accommodate the system clock variation, it is necessary to build-in the "delay loop" into the ISP program in the 4K ROM. The length of the delay depends on system's clock information notified by PC via P30 and P31.

# 5.25 ICE Mode

WT65F4 support easy ICE function. Program download, free running and two sets of breakpoint function are supported.

During ICE mode, commands are fed into the device via P4.0 and P4.1. All controls will be done by Weltrend Soft\_ICE.

# 5.26 Normal Download Mode

User can control the Flash-ROM programming in Normal Download mode. When BKEN2 is set by firmware, the Flash IOs are routed from normal CPU interface to four external function registers: ISPCTL, ISPADDL, ISPADDH, and ISPDATA.





0

Suites 2202-7, 22/F, Tower 6, The Gateway, 9 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel (852) 2123 3289 Fax (852) 2123 3393 E-mail: <u>sales@jesstech.com</u> HomePage: http://www.jesstech.com WT65F4 USB μC with 8KB ISP Flash memory & 12bit ADC

Address:

**Reset State:** 

6. External Function Register FADDR

> 00H RW 0000 0000B

Function Address Register. This XFR holds the address for the ISB function. During bus enumeration, it is written with a unique value assigned by the host.

 Table 12. Function Address Register (FADDR,00H)

ADR6:0

7

Bit	Bit	Function
Number	Mnemoni	
	c	
7		Reserved:
		Write zero to this bit
6:0	ADR6:0	7-bit Programmable Function Address:
		This register is programmed through the commands
		Received via endpoint 0 on configuration, which
		should be
		the only time the firmware should change the value
		of this
		<b>Register.</b> This register is hardware read-only.

USBI		Address:
01H RW (Read to clear) xx00 0000B		Reset State:
7 0 Table 13. US	B Interrupt Register (USBI,01H)	
	39	V

V1.0



WT65F4 USB  $\mu C$  with 8KB ISP Flash memory & 12bit ADC

_	RES	SUSP	USBRx0	USBTx	USBTx	USBTx
	UME					
	UNIL	END	INT	2INT	1INT	0INT
-						

Bit Num ber	Bit Mnemo nic	Function			
5	RESUM E	USB SIE has detected a RESUME signaling on the USB lines. This interrupt is used to terminate the powerdown mode.			
4	SUSPE ND	USB SIE has detected a SUSPEND signaling on the USB lines. The corresponding ISR should put the whole chip into powerdown mode.			
6	USBRx 0INT	Function Receive Done Flag for endpoint 0.			
2	USBTx 2INT	Function Transmit Done Flag for endpoint 2.			
1	USBTx 1INT	Function Transmit Done Flag for endpoint 1.			
0	USBTx 0INT	Function Transmit Done Flag fir endpoint 0.			

**USBKAIE** 

**02H** 

RW 0000 0000B Address:

**Reset State:** 

USB/Keyboard/AD Interrupt Enable Register.

Table 14. USB/Keyboard/AD Interrupt Enable Register (USBKAIIE, 02H)

7							
	0						
KI	ADI	RESU	SUSPE	Rx0I	Tx2I	Tx1I	Tx0I
NT	NT_	ME_I	ND_IE	NT_I	NT_I	NT_I	NT_I
_IE	IE	E		E	E	E	E

Bit Nu mb er	Bit Mnemoni c	Function	
		40	



B Jess Technology Co., Ltd.
3 珍氏科技有限公司

Suites 2202-7, 22/F, Tower 6, The Gateway, 9 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel (852) 2123 3289 Fax (852) 2123 3393 E-mail: <u>sales@jesstech.com</u> HomePage: http://www.jesstech.com WT65F4 USB μC with 8KB ISP Flash memory & 12bit ADC

7	KINT_IE	Keyboard Interrupt Enable: Enable Keyboard Interrupt (KEYINT). Firmware can set this bit before entering the powerdown or idle mode to enable remote wakeup. operation.		
6	ADINT_I External2 Interrupt Enable: Enable External2 Interrup E EXT2INT			
5	RESUME IE	RESUME Interrupt Enable.		
4	SUSPEN D IE	SUSPEND Interrupt Enable.		
3	Rx0INT_I E	Function Transmit Done Interrupt Enable 0: Enable receive done interrupt for endpoint 0 (USBTx0INT).		
2	Tx2INT_I E	Function Transmit Done Interrupt Enable2: Enable receive done interrupt for endpoint 2 (USBTx0INT).		
1	Tx1INT_I E	Function Transmit Done Interrupt Enable 1: Enable receive done interrupt for endpoint 1 (USBTx0INT).		
0	Tx0INT_I E	Function Transmit Done Interrupt Enable 0: Enable receive done interrupt for endpoint 0 (USBTx0INT).		

For all bits, a '1' means the interrupt is enabled and will cause an interrupt to be Signaled to the microcontroller. A '0' means the associated interrupt source is Disabled and cannot cause an interrupt.

SIEI

**03H** 

RW Xx00 0000B Address:

**Reset State:** 

USB SIE Interface Register.

## Table 15. USB SIE Interface Register (SIEI,03H)

		0					
-	-	LVRE	CLK1	V33E	USBS	DME	WAKE
-		N	2MEN	Ν	TREN	Ν	UP
-							
					·		



WT65F4 USB μC with 8KB ISP Flash memory & 12bit ADC

Bit Nu mb er	Bit Mnemoni c	Function		
7:4		Reserved: Values read Flashmemory these bits are indeterminate. Write zeros to these bits.		
5	LVREN0: LVR is disabled 1: LVR is enabled			
4	CLK12M EN0: USB clock source comes from 6MHz X'tal.1: USB clock source comes from 12MHz X'tal.			
3	V33EN	<ul> <li>0: 3.3V regulator circuits turned off and low voltage reset circuit disabled.</li> <li>1: 3.3V Regulator circuits turned on and low voltage reset circuit enabled.</li> </ul>		
2	USBRST EN	USB Reset enable. Firmware can set this bit to enable /disable USB Reset.		
1	0: USB 1 5k-ohm resisters turn off			
0	WAKEUP	This bit is used to initiate a remote wakeup. Set by firmware to drive resume signaling on the USB lines to the host or upstream hub. Cleared by hardware when resume signaling is done.		

## **EPINDEX**


05H

## RW xxxx xx00B

Address:

**Reset State:** 

Endpoint Index Register. This Register identifies the endpoint pair. Its contents select the transmit and receive FIFO pair and serve as an index to endpoint-specific XFRs.



## Table 16. Endpoint Index Register (EPINDEX,05H)



WT65F4 USB μC with 8KB ISP Flash memory & 12bit ADC

Nu mb er	Mnemoni c	
7:2		Reserved : Values read Flashmemory these bits are indeterminate. Write zeros to these bits.
1:0	EPINX1:0	Endpoint Index: 00 = Function Endpoint 0. 01 = Function Endpoint 1 10 = Function Endpoint 2. 11 = Function Endpoint 3.

The value in this register selects the associated bank of endpoint-indexed XFRs Including TXDAT, TXCON, TXFLG, TXCNT, TXSTAT, RXDAT, RXCON, RXFLG, RXCNT, RXSTAT and EPCON.

## EPCON

06H

(Endpoint-indexed) 001x0101B

## RW

#### x0xx xx00B

Endpoint Control Register. This XFR configures the operation of the endpoint specified by EPINDEX.

# Table 17. Endpoint Control Register (EPCON,06H)

7						
0						
RX	TX	CT	 RXI	RX	TX	TX
STL	STL	LEP	Е	EPE	OE	EPE
				Ν		Ν

Bit Nu mb er	Bit Mnemoni c	Function
7	RXSTL	Stall Receive Endpoint: Set this bit to stall the receive endpoint . Clear this bit

Address:

Reset State: Endpoint 0:

Endpoint 1,2:



		only when the host has intervened through commands sent down endpoint 0. When this bits is set and RXSETUP is clear, the receive endpoint will respond with a STALL handshake to a valid OUT token. When this bit is set and RXSETUP is set, the receive endpoint will NAK. This bit does not affect the reception of SETUP token by a control endpoint.
6	TXSTL	Stall Transmit Endpoint: Set this bit to stall the transmit endpoint. This bit should be cleared only when the host has intervened through commands sent down endpoint 0. When this bit is set and RXSETUP is clear, the receive endpoint will respond with a STALL handshake to a valid IN token. When this bit is set and RXSETUP is set, the receive endpoint will NAK.
5	CTLEP	Control Endpoint: Set this bit to configure the endpoint as a control endpoint. Only control endpoint is capable of receiving SETUP tokens.
4		Reserved: Value read Flashmemory this bit is indeterminate. Write zero to this bit.



WT65F4 USB µC with 8KB ISP Flash memory & 12bit ADC

Bit Nu mb er	Bit Mnemoni c	Function
3	RXIE	Receive Input Enable: Set this bit to enable data Flashmemory the USB to be written into the receive FIFO. If cleared, the endpoint will not write the receive data into the receive FIFO and at the end of reception, but will return a NAK handshake on a valid OUT token if the RXSTL bit is not set. This bit does not affect a valid SETUP token. A valid SETUP token and packet overrides this bit if it is cleared, and place the receive data in the FIFO.
2	RXEPEN	Receive Endpoint Enable: Set this bit to enable the receive endpoint. When disabled, the endpoint does not respond to valid OUT or SETUP token. This bit is hardware read-only and has the highest priority among RXIE and RXSTL. Note that endpoint 0 is enabled for reception upon reset.
1	TXOE	Transmit Output Enable: This bit is used to enable the data in TXDAT to be transmitted. If cleared, the endpoint returns a NAK handshake to a valid IN token if the TXSTL bit is not set.
0	TXEPEN	Transmit Endpoint Enable: This bit is used to enable the transmit endpoint. When disabled, the endpoint does not response to a valid IN Token. This bit is hardware read only. Note that endpoint 0 is enabled for transmission upon reset.

45



WT65F4 USB μC with 8KB ISP Flash memory & 12bit ADC

## SPWDCTL 07H

W 0000 0010B Address:

**Reset State:** 

Enable or Disable Watch-dog timer function. Watch-dog timer will generate a reset pulse if CPU does not write any data to CLRWDT register for more than 2<sup>22</sup> clock cycles (CPU clock). This function could be disabled by clearing EN\_WDT bit.

## Table 18. Speaker/Watch-dog Timer Control Register (SPWDCTL,07H)

7					
0					
SP	DU	 	 	EN	WD
KO	AL			_W	TR
Ν	Т			DT	ST

Bit Nu mb er	Bit Mnemoni c	Function
7	SPKON	1: ADPCM push-pull DA function enable. PWM disabled 0: PWM function enabled. ADPCM push-pull DA disabled
6	DUALT	1: Dual-tone. Combine SPKENV0 and SPKENV1 0: Mono-tone. Select only spkenv0
5:2		Reserved: Values read Flashmemory these bits are indeterminate. Write zeros to these bits.
1	EN_WDT	1: Enable Watch-dog timer 0: Disable Watch-dog timer
0	WDTRST	0: No Watch-dog timer reset 1: Generate a pulse to clear the Watch-dog timer



V1.0



WT65F4 USB μC with 8KB ISP Flash memory & 12bit ADC

XXXX

TXDAT 08H W (Endpoint-indexed) xxxxB

Address:

**Reset State:** 

Transmit FIFO Data Register. Data to be transmitted by the FIFO specified by EPINDEX is first written to this register.

## Table 19. Transmit FIFO Data Register (TXDAT, 08H)

7	

0	
	TXDAT7:0

Bit Nu mb er	Bit Mnemonic	Function
7:0	TXDAT7: 0	Transmit Data Bytes (write-only) To write data to the transmit FIFO, write to this register. The write pointer is incremented automatically after a write.



WT65F4 USB μC with 8KB ISP Flash memory & 12bit ADC

TXCON

09H W (Endpoint-indexed) xxxxB Address: Reset State: 0xxx

Transmit FIFO Control Register. Controls the transmit FIFO specified by EPINDEX.

## Table 20.Transmit FIFO Control Register (TXCIN, 09H)

7			
	0		
TX		 	
CL			
R			

Bit Nu mb er	Bit Mnemoni c	Function
7	TXCLR	Transmit Clear: Setting this bit flushes the transmit FIFO, resets all the read/write pointers, sets the EMPTY bit in TXFLG, and clears all other bits in TXFLG. After the flush, hardware clears this bit.
6:0		Reserved: Values read Flashmemory these bits are indeterminate. write zeros to these bits.





WT65F4 USB μC with 8KB ISP Flash memory & 12bit ADC

# TXFLG 0AH RW(Write 0 to clear)(Endpoint-indexed) 1000B

Reset State: xxxx

Address:

Transmit FIFO Flag Register. These flags indicate the status of data packets in the transmit FIFO specified by EPINDEX.

7					
0					
SP	DU	 	 	EN	WD
КО	AL			_W	TR
Ν	Т			DT	ST

Bit Nu mb er	Bit Mnemoni c	Function
7:4		Reserved: Values read Flashmemory these bits are Indeterminate. Write zeros to these bits.
3	TXEMP	Transmit FIFO Empty Flag (read-only): Hardware sets this bit when the data set has been read out of the transmit FIFO by SIL. Hardware clears this bit when the empty condition no longer exists. This bit always tracks the current transmit FIFO status. This flag is also set when a zero-length data packet is transmitted.
2	TXFULL	Transmit FIFO Full Flag (read-only): This flag indicates the data set is present in the transmit FIFO. This bit is set after write to TXCNT to reflect the condition of the data set. Hardware clears this bit when the data set has been successfully transmitted.
1	TXURF	Transmit FIFO Underrun Flag (read-, clear-only)*: Hardware sets this flag when an addition byte is read Flashmemory an empty transmit FIFO. This is a sticky bit that must be cleared through firmware by writing a '0' to this bit .When the transmit FIFO underruns, the read

# Table 21. Transmit FIFO Flag Register (TXFLG,0AH)



WT65F4 USB μC with 8KB ISP Flash memory & 12bit ADC

		pointer will not advance—it remains locked in the empty position.
0	TXOVF	Transmit FIFO Overrun Flag (read-, clear-only)*: This bit is set when an additional byte is written to a FIFO with TXFULL = 1. This is a sticky bit that must be

cleared through firmware by writing a '0' to this bit.
When the transmit FIFO overruns, the write pointer
will
not advance – it remains locked in the full position.

Note (\*) : When set, all transmission are NAKed.



WT65F4 USB μC with 8KB ISP Flash memory & 12bit ADC

TXCNT 0BH RW (Endpoint-indexed) 0000B **Address:** 

Reset State: 0000

Transmit FIFO Byte Count Register. This register stores the number of bytes for the data packet in the transmit FIFO specified by EPINDEX.

Table 22. Transmit FIFO Bytes Count Register (TXCNT, 0BH)

7		
0		
		TXCNT 3:0
Bit Nu	Bit Mnemoni	Function

Bit Nu mb er	Bit Mnemoni c	Function
7:4		Reserved: Write zeros to these bits.
3:0	TXCNT 3:0	Transmit Byte Count (write-only): The number of bytes in the data set being written to the transmit FIFO. When this register is written, TXFULL is set. Write the byte count to this register after writing data set to TXDAT.

To send a status stage after a control write or no data control command or a null packed, write 0 to TXCNT.





WT65F4 USB μC with 8KB ISP Flash memory & 12bit ADC

# TXSTAT OCH RW(Write 0 to clear)(Endpoint-indexed) 0000B

Address:

Endpoint Transmit Status Register. Contains the current endpoint status of the transmit FIFO specified by EPINDEX.

## Table 23. Endpoint Transmit Status Register (TXSTAT, 0CH)

7					
0					
TX	 	 	TX	ΤX	TX
SE			VOI	ER	AC
Q			D	R	K

Bit Nu mb er	Bit Mnemoni c	Function
7	TXSEQ	Transmit Current Sequence Bit (read-only): This bit will be transmitted in the next PID and toggled on a valid ACK handshake. This bit is toggled by hardware on a valid SETUP token.
6:3		Reserved: Write zeros to these bits.
2	TXVOID	Transmit Void (read-only): A void condition has occurred in response to a valid IN token. Transmit void is closely associated with the NAK/STALL handshake returned by the function after a valid IN token, due to the conditions that cause the Transmit FIFO to be unable or not ready to transmit. Use this bit to check any NAK/STALL handshake returned by the function. This bit does not affect the USBTxxINT, TXERR or TXACK bit. This bit is updated by hardware at the end of a non-isochronous transaction in response to a valid IN token.
1	TXERR	Transmit Error (read-only): An error condition has occurred with the transmission. Complete or partial data has been transmitted. The error can be one if the following: Data transmitted successfully but no handshake received.

# Reset State: 0000



WT65F4 USB μC with 8KB ISP Flash memory & 12bit ADC

Transmit FIFO goes into underrun condition while transmitting. The corresponding transmit done bit is set when active. This bit is updated by hardware along with the TXACK bit
at the end of data transmission (this bit is mutually exclusive with TXACK).

Bit Nu mb er	Bit Mnemoni c	Function
0	TXACK	Transmit Acknowledge (read-only): Data transmission completed and acknowledged successfully. The corresponding transmit done bit is set when active. This bit is updated by hardware along with the TXERR bit at the end of data transmission (this bit is mutually exclusive with TXERR)



WT65F4 USB µC with 8KB ISP Flash memory & 12bit ADC

Reset State: 0000

Address:

PWM0 0DH W 0000B

PWM0 Duty Control Register

## Table 24. Pwm0 Duty Control Register (PWM, 0DH)

7				
0				
PW	PW	PW	PW	PW PW PW
M0	M0	M0	M0	M0 M0 M0 M0
7	6	5	4	3 2 1 0

Bit Nu mb er	Bit Mnemoni c	Function
7:3	PWM07 PWM06 PWM05 PWM04 PWM03	Select $0/32$ to $31/32$ duty cycle & extended pulse 00000: duty cycle = 0 00001: duty cycle = $1/3200010$ : duty cycle = $2/3211110: duty cycle = 30/3211111: duty cycle = 31/32$
2:0	PWM02 PWM01 PWM00	<ul> <li>The corresponding PWM register controls the PWM duty cycle. Duty cycle range is from 0/32 to 31/32.</li> <li>LSB 3-bit of PWM register determines which frame will be extended two Tosc.</li> <li>000 : no extended pulse.</li> <li>001 : extended two Tosc at frame 4.</li> <li>010 : extended two Tosc at frame 2 and 6.</li> <li>011 : extended two Tosc at frame 1, 3, 5 and 7.</li> <li>101 : extended two Tosc at frame 1, 2, 3, 5, 6 and 7.</li> <li>111 : extended two Tosc at frame 1, 2, 3, 4, 5, 6 and 7.</li> </ul>





WT65F4 USB µC with 8KB ISP Flash memory & 12bit ADC

Address:

PWM1 0EH W 0000B

Reset State: 0000

PWM1 Duty Control Register

## Table 25. PWM1 Duty Control Register (PWM1, 0EH)

7							
0							
PW	PW	PW	PW	PW	PW	PW	PW
M1	<b>M1</b>	M1	M1	M1	M1	M1	M1
7	6	5	4	3	2	1	0

Bit Nu mb er	Bit Mnemoni c	Function
7:3	PWM17 PWM16 PWM15 PWM14 PWM13	Select 0/32 to 31/32 duty cycle & extended pulse 00000: duty cycle = 0 00001: duty cycle = 1/32 00010: duty cycle =2/32  11110: duty cycle = 30/32 11111: duty cycle = 31/32
2:0	PWM12 PWM11 PWM10	The corresponding PWM register controls the PWM duty cycle. Duty cycle range is from 0/32 to 31/32. LSB 3-bit of PWM register determines which frame will be extended two Tosc. 000 : no extended pulse. 001 : extend two Tosc at frame 4. 010 : extended two Tosc at frame 2 and 6. 011 : extended two Tosc at frame 2, 4and 6. 100 : extended two Tosc at frame 1, 3, 5and 7. 101 : extended two Tosc at frame 1, 3, 4, 5and 7. 110 : extended two Tosc at frame 1, 2, 3, 5, 6and 7. 111 : extended two Tosc at frame 1, 2, 3, 4, 5, 6 and 7.



WT65F4 USB μC with 8KB ISP Flash memory & 12bit ADC

P2ODCTL 0FH W 0000B

Reset State: 0000

Address:


Strong Current Source Control for Port 20~27.

#### Table 26. Port2 Current Control Register (P2ODCTL, 0FH)

7						
0						
	 P25	P24		-	P21	P20
	SN	SN			SN	SN

Bit Nu mb er	Bit Mnemoni c	Function
7:0	 P25SN P24SN   P21SN P20SN	Default value is '0000000' (strong current source turned off). When '1' is written to one if the bits, the corresponding strong current source is turned on.

As shown in Figure 18, the strong source current PMOS can be turned on or off (open drain circuit). Open drain circuit is selected when P2xSN is set to high in order to turn on the corresponding PMOS.





WT65F4 USB μC with 8KB ISP Flash memory & 12bit ADC

XXXX

**Reset State:** 

W xxxxB

Program Data to Flash for ISP function.

	7							
Γ	XE	YE	SE	OE	ER	MA	PR	NV
					AS	S1	OG	ST
					E			R

# Table 27. ISP program control Register (ISP\_CTL, 11H)

Bit Nu mb er	Bit Mnemoni c	Function
0	NVSTR	Defines non-volatile store cycle.
1	PROG	Defines program cycle.
2	MAS1	Defines mass erase cycle, erase whole block.
3	ERASE	Defines erase cycle.
4	OE	Output enable, tri-state DOUT when OE=0.
5	SE	Sense amplifier enable.
6	YE	Y address enable, YMUX is disabled when YE=0.
7	XE	X address enable, all rows are disabled when XE=0.

57



WT65F4 USB µC with 8KB ISP Flash memory & 12bit ADC

ISPADDL 12H W xxxxB Address:

Reset State: xxxx

Address Low byte to Flash for ISP function.

#### Table 28. ISP Address low byte Register (ISPADDL, 12H)

7								
0								
			YA	YA	YA	YA	YA	
			DR	DR	DR	DR	DR	
			4/	3/	2/	1/	0/	
			A4	A3	A2	A1	A0	

Bit Nu mb er	Bit Mnemoni c	Function
5:0	YADR[7:0 ]/ A[4:0]	Address bus bit 0 to 4 (which indicates YADR 0 to 4)





**ISPADDH** 

13Н W

xxxxB

Suites 2202-7, 22/F, Tower 6, The Gateway, 9 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel (852) 2123 3289 Fax (852) 2123 3393 E-mail: <u>sales@jesstech.com</u> HomePage: http://www.jesstech.com WT65F4 USB µC with 8KB ISP Flash memory & 12bit ADC

Address:

Reset State: xxxx

Address high byte to Flash for ISP function.

## Table 29. ISP Address high byte Register (ISPADDH, 13H)

7							
0							
YA	YA	YA	YA	YA	YA	YA	YA
DR	DR	DR	DR	DR	DR	DR	DR
7/	6/	5/	4/	3/	2/	1/	0/
A12	A11	A10	A9	A8	A7	A6	A5

Bit Nu mb er	Bit Mnemoni c	Function
7:0	YADR[7:0 ]/ A[12:5]	Address bus bit 5 to 12 (which indicates XADR 0 to 7)

59



WT65F4 USB  $\mu C$  with 8KB ISP Flash memory & 12bit ADC

XXXX

**ISPDATA** 14H RW xxxxH

**Reset State:** 

Address:

Program Data to Flash for ISP function.

## Table 30. ISP program data Register (ISPDATA, 14H)

7				
0				
D7	D6	D5	D4	D3 D2 D1 D1

Bit Nu mb er	Bit Mnemoni c	Function
7:0	D	Program data bus to flash during ISP function



WT65F4 USB µC with 8KB ISP Flash memory & 12bit ADC

Address:

Reset State: 0000

ADPWM\_C 15H W 0000B

AD/PWM function control.

## Table 31. AD/PWM function control Register (ADPWM\_C, 15H)

7								
	0							
А	А				A			
D	D	ADS	ADS	ADS	D	PWM	PWM	
0	Е	EL2	EL1	EL0	re	EN1	EN0	
Ν	Ν				f			

Bit Nu mb er	Bit Mnemoni c	Function						
0	PWMEN0	0: Disable channel 0 PWM function 1: Enable channel 0 PWM function						
1	PWMEN1	PWMEN1         0: Disable channel 1 PWM function           1: Enable channel 1 PWM function						
2	ADref	0: Select VDD to be the reference voltage of ADC circuit						
5:3	ADSEL[2: 0]	000: Selected AD0 input pin 001: Selected AD1 input pin 010: Selected AD2 input pin 011: Selected AD3 input pin 100: Selected AD4 input pin 101: Selected AD5 input pin 110: Selected AD6 input pin 111: Selected AD7 input pin						
6	0: Disable ADC function							
7	ADON	0: Disable ADC for power-down mode 1: Enable ADC for power-down mode						



WT65F4 USB µC with 8KB ISP Flash memory & 12bit ADC

Address:

Reset State: x000

ADCLK 16H W 0000B

ADC Sample clock control register.

## Table 21. Transmit FIFO Flag Register (TXFLG,0AH)

7					
0					
	 	 	ADC	ADC	ADC
			LK2	LK1	LK0

Bit Nu mb er	Bit Mnemoni c	Function
7		Reserved
6:5		Reserved
4:3		Reserved
2:0	ADCLK	000: AD clock=Fosc/2 (used for 8051 clock=0.5MHz) 001: AD clock=Fosc/4 (used for 8051 clock=1MHz) 010: AD clock=Fosc/8 (used for 8051 clock=2MHz) 011: AD clock=Fosc/16 (used for 8051 clock=4MHz) 100: AD clock=Fosc/32 (used for 8051 clock=6, 8MHz) 101: AD clock=Fosc/48 (used for 8051 clock=10~12MHz)





WT65F4 USB μC with 8KB ISP Flash memory & 12bit ADC

**Address:** 

KYADI 17H RW(Read to clear) xxxxB

**Reset State: 00xx** 

Kayboard/AD Interrupt Register. Contains Keyboard and ADC interrupt flags. A '1' Indicates that an interrupt is actively pending. All bits are cleared after a read.

## Table 33. Kayborad/AD Interrupt Register (KYADI, 17H)

7				
0				
KEY INT	AD IN T	 	 	 

Bit Nu mb er	Bit Mnemoni c	Function
7	KEYINT	Keyboard Interrupt Flag. This bit is set when any Keyboard Input pin (K10~K17) is low. This interrupt is used To wake-up CPU from powerdown mode or idle mode. In Normal operation, this interrupt is can also be set from External interrupt pins.
6	ADINT	A/D converter interrupt flag. This bit is set when the A/D data was converted.
5:0		Reserved: Values read Flashmemory these bits are indeterminate. Write zeros to these bits.

KYADI register can be read by CPU even if KINT\_IE and ADINT\_IE bits in USBKAIE (02h) are not enabled.





WT65F4 USB μC with 8KB ISP Flash memory & 12bit ADC

RXDAT 18H R xxxxB

# Address:

Reset State: xxxx

Receive FIFO Data Register. Receive FIFO data specified by EPINDEX is stored And read Flashmemory this register.

#### Table 34. Receive FIFO Data Register (RXDAT, 18H)

7	
0	
	RXDAT7:0

Bit Nu mb er	Bit Mnemoni c	Function
7:0	RXDAT7: 0	Receive Data Byte (read-only): To write data to the receive FIFO, the SIL writes to this register. To read data Flashmemory the receive FIFO, the 8051 CPU reads Flashmemory this register. The write pointer and read pointer are incremented automatically after a write and read, respectively.



WT65F4 USB  $\mu C$  with 8KB ISP Flash memory & 12bit ADC

**RXCON** 19H W xxxxB

**Reset State: 0xx0** 

Address:

Receive FIFO Control Register. Controls the receive FIFO.

## Table 35. Receive FIFO Control Register (RXCON, 19H)

1			
0			
RX	 	RXF FRC	
CL		FRC	
R			

Bit Nu mb er	Bit Mnemoni c	Function
7	RXCLR	Clear the Receive FIFO: Set this bit to flush the entire receive FIFO. All flags in RXFLG revert to their reset states (RXEMP is set; all other flags clear). Hardware clears this bit when the flush operation is complete.
6:5		Reserved: Values read Flashmemory these bits are indeterminate. Write zeros to these bits.
4	RXFFRC	FIFO Read Complete: Set this bit to release the receive FIFO when a data set read is complete. Setting this bit clears the RXFULL bit ( in the RXFLG register) corresponding to the data set that was just read. Hardware clears this bit after the RXFULL bit is cleared. All data Flashmemory this data set must have been read. Note that FIFO Read Complete only works if STOVW and EDOVW are cleared.
3:0		Reserved: Values read Flashmemory these bits are indeterminate. Write zeros to these bits.
		65



WT65F4 USB μC with 8KB ISP Flash memory & 12bit ADC

Address:

RXFLG 1AH RW(Write 0 to clear) 1000B

Reset State: xxxx

Receive FIFO Flag register. These flags indicate the status of data packets in the Receive FIFO.

7						
0						
	 		RXE	RXF	RX	RX
			MP	ULL	UR	OV
					F	F

Table 36. receive FIFO Flag Register (RXFLG, 1AH)

Bit Nu mb er	Bit Mnemoni c	Function
7:4		Reserved: Values read Flashmemory these bits are indeterminate. Write zeros to these bits.
3	RXEMP	Receive FIFO Empty Flag (read-only): Hardware sets this bit when the data set has been read out of the receive FIFO. Hardware clears this bit when the empty condition no longer exists. This is not a sticky bit and always tracks the current status. This flag is also set when a zero-length packet is received.
2	RXFULL	Receive FIFO Full Flag (read-only): This flag indicates the data set is present in the receive FIFO. Hardware sets this bit when the data set has been successfully received. This bit is cleared after write to RXCNT to reflect the condition of the data set. Likewise, this bit is cleared after setting of the RXFFRC bit.
1	RXURF	Receive FIFO Underrun Flag (read-, clear-only)*: Hardware sets this bit when an additional byte is read Flashmemory an empty receive FIFO. This bit is cleared through firmware by writing a '0' to this bit When the receive FIFO underruns, the read pointer will not advance – it remains locked in the empty position.

V1.0



WT65F4 USB μC with 8KB ISP Flash memory & 12bit ADC

0	RXOVF	Receive FIFO Overrun Flag (read-, clear-only)*: This bit is set when the SIL writes an additional byte to a
---	-------	--

receive FIFO with RXFULL = 1. This is a sticky bit that must be cleared through firmware by writing a '0' to this bit, although it can be cleared by hardware if a SETUP
packed is received after an RXOVF error had already occurred. When the receive FIFO overruns, the write
pointer will not advance – it remains locked in the full position.

\* When set, all transmission are NAKed.



WT65F4 USB μC with 8KB ISP Flash memory & 12bit ADC

RXCNT 1BH W 0000B

## Address:

Reset State: 0000

Receive FIFO Byte Count Register. This register is used to store the number of byte For the data packed received in the receive FIFO specified by EPINDEX.

0	 	 RXCNT3:0
7		

Table 37. Receive FIFo Byte Count Register (RXCNT, 1BH)

Bit Nu mb er	Bit Mnemoni c	Function
7:4		Reserved: Always zeros.
3:0	RXCNT3: 0	Byte Count (read-only): The number of bytes in data set being written to the receive FIFO. When this register is written, RXFULL is not set until reception is successfully acknowledged. After the SIL writes a data set to the RXFIFO, it writes the byte count to this register. The 8051 CPU reads the byte count Flashmemory this register to determine how many bytes to read Flashmemory the RXFIFO.





WT65F4 USB μC with 8KB ISP Flash memory & 12bit ADC

RXSTAT 1CH RW(Write 0 to clear) 0000B

7

Address:

Reset State: 0000

Endpoint Receive Status Register. Contains the current endpoint status of the receive FIFO specified by EPINDEX.

0							
RX SE Q	RXSE TUP	ST OV W	EDO VW	-	RX VOI D	RX ER R	RX AC K

Bit Nu mb er	Bit Mnemoni c	Function	
7	RXSEQ	Receive Endpoint Sequence Bit (read-only): This bit will be toggled on completion of an ACK handshake in response to an OUT token. This bit will be set (or created) by hardware after reception of SETUP token.	
6	RXSETU P	Receive Setup Token (read-, clear-only): This bit is set by hardware when a valid SETUP token has been received. When set, this bit causes received IN or OUT token to be NAKED until the bit is cleared to allow a control transaction. IN or OUT token is NAKed even if the endpoint is stalled (RXSTL or TXSTL) to allow a control transaction to clear a stalled endpoint. Clear this bit upon detection of a SETUP token after the firmware is ready to complete the setup stage of control transaction.	
5	STOVW	Start Overwrite Flag (read-only); Set by hardware upon receipt of SETUP token for any control endpoint to indicate that the receive FIFO is being overwritten with new SETUP data. When set, the FIFO state (RXFULL and read pointer) resets and is locked for this endpoint until EDOVW is set. This prevents a prior, ongoing firmware read Flashmemory corrupting the read pointer as the receive FIFO is being cleared and new data is being written into it. This bit is cleared by hardware at the end of handshake phase transmission of the setup stage. This bit is used only for control endpoint.	



WT65F4 USB µC with 8KB ISP Flash memory & 12bit ADC

4	EDOVM	<ul> <li>End Overwrite Flag (read-, clear-only):</li> <li>This flag is set by hardware during the handshake phase of a SETUP stage. It is set after every SETUP packet is received and must be cleared prior to reading the contents of the FIFO. When set, the FIFO state (RXFULL and read pointer) remains locked for this endpoint until this bit is cleared. This prevents a prior, ongoing firmware read Flashmemory corrupting the read pointer after the new data has been written into the receive FIFO. This bit is only used for control endpoint. Note: Make sure the EDOVW bit is cleared prior to reading the contents of the receive FIFO.</li> </ul>
3		Reserved: write zero to this bit.
2	RXVOID	<ul> <li>Receive Void Condition (read-only): This bit is set when no valid data is received in response to a SETUP or OUT token due to one of the following conditions:</li> <li>1. The receive FIFO is still locked.</li> <li>2. The EPCON register RXSTL bit is set. This bit is set and cleared by hardware. This bit is updated by hardware at the end of the transaction in response to a valid OUT token.</li> </ul>
1	RXERR	<ul> <li>Receive Error (read-only): Set when an error condition has occurred with the reception. Complete or partial data has been written into the receive FIFO. No handshake is returned. The error can be one of the following conditions:</li> <li>1. Data failed CRC check.</li> <li>2. Bit stuffing error.</li> <li>3. A receive FIFO goes into overrun or underrun condition while receiving.</li> <li>This bit is updated by hardware at the end of a valid SETUP or OUT token transaction. The corresponding receive done bit is set when active. This bit is updated with the RXACK bit at the end of data reception and is mutually exclusive with RXACK.</li> </ul>
0	RXACK	Receive Acknowledged (read-only): This bit is set when data is received completely into a receive FIFO and an ACK handshake is sent. This read- only bit is updated by hardware at the end of valid SETUP or OUT token transaction. The corresponding



WT65F4 USB µC with 8KB ISP Flash memory & 12bit ADC

receive done bit set when active. This bit is updated with
-
the RXERR bit at the end of data reception and is
mutually exclusive with RXERR.



WT65F4 USB μC with 8KB ISP Flash memory & 12bit ADC

Address:

Reset State: 0000

ADL 1DH R 0000B

ADC Lower Byte Data.

 Table 39. ADC Lower Byte Data Register (ADL, 1DH)

7							
0							
AD							
B7	B6	B5	B4	B3	B2	B1	B0

Bit Nu mb er	Bit Mnemoni c	Function
7:0	ADB	ADC Data lower byte

ADH 1EH

Address:



WT65F4 USB μC with 8KB ISP Flash memory & 12bit ADC

0000

V1.0

**Reset State:** 

R 0000B

ADC Higher Byte Data Register.

# Table 40. ADC Higer Byte Data Register (ADH, 1EH)

7					
0					
	 	 AD	AD	AD	AD
		B11	B10	B9	B8

Bit Nu mb er	Bit Mnemoni c	Function
3:0	ADB	ADC Data higher byte [11:8]

SPKENV0 10H		Address:
W		Reset State:
	73	



WT65F4 USB μC with 8KB ISP Flash memory & 12bit ADC

#### 0000 0000B

Push-pull DA speaker output envelope Register.

## Table 41. Push-pull DA speaker output envelope (spkenv0, 10H)


7		
0		
	SPKENV0	

Bit Nu mb er	Bit Mnemoni c	Function
7:0	SPKENV 0	Push-pull DA speaker output envelope

SPKENV1	Address:	
1FH	11441055	
		0000
W	<b>Reset State:</b>	0000
0000B		

Push-pull DA speaker output envelope Register.

## Table 42. Push-pull DA speaker output envelope (SPKENV1, 1FH)





WT65F4 USB  $\mu C$  with 8KB ISP Flash memory & 12bit ADC

7:0 S
-------

# 7. AC and DC Electrical Characteristics

#### **Table 43. DC Electrical Characteristics**

## (VCC=5V± 5%, GND=0V, TA=0~70°C, F<sub>osc</sub>=6MHz, unless otherwise noted)

Sy m bol	Parameter	Condition	Mi n.	T y p	M a x	U n it s
V <sub>D</sub> D	Supply Voltage		2.7	-	5 5	V
$V_{\mathrm{IH}}$	Input High Voltage		0.7 V <sub>D</sub>	-	V D + 0 3	V
V <sub>IL</sub>	Input Low Voltage		0.3	-	0 3 V D	V
V <sub>о</sub> н	Output High Voltage (Port 0)	$I_{OH}$ = -25mA	V <sub>D</sub> D <sup>-</sup> 0.1	-	V D D	V
V <sub>о</sub> н	Output High Voltage (Port 1~3)	I <sub>OH</sub> = -80uA	2.4	-		V
V <sub>O</sub>	Output Low Voltage (Port 0)	I <sub>OL</sub> =25mA	0	-	0 4	V
V <sub>O</sub> L	Output Low Voltage (port 1~3)	$I_{OL}$ = 1.6mA		-	0 4 5	V
I <sub>IL</sub>	Input Leakage Current	$0V < V_{IN} < V_{DD}$	-1	-	1	μ



WT65F4 USB μC with 8KB ISP Flash memory & 12bit ADC

		А
R <sub>Р</sub> н	Pull High Resistance	2 K 5 h m
I <sub>DD,</sub> opt	Operating Current	$F_{OSC} = 6MHz$ , No load 2 M
I <sub>dd,</sub> idl	Idle Mode Current	$ \begin{array}{c c} F_{OSC} = 6 MHz, \text{ No load} \\ V3.3 \text{ regulator and} \\ 1.5 K \\ \text{register turn off} \end{array} \begin{array}{c} 2 \\ 0 \\ 0 \end{array} \begin{array}{c} u \\ A \end{array} $
I <sub>dd,</sub> pd	Power Down Mode Current	Oscillator disabled. No Load, V3.3 regulator and 1.5K register turn off $\mu$
V3 3	4. 3V regulator output	3.0 3 3 3 V
V <sub>R</sub> ese t	Reset Voltage <sub>note</sub>	3.5 3 3 3 6 7 V

Note: Reset voltage only valid when USB function is used.

76



WT65F4 USB µC with 8KB ISP Flash memory & 12bit ADC

#### Table 44. Absolute Maximum Rating

-0.3V to +7.0V
GND - 0.3V to VCC + 0.3V
$-0^{\circ}C$ to $+7^{\circ}C$
-25°C to + 125°C
+2.7V to 5.5V




Figure 19. External Clock Drive Waveform





WT65F4 USB μC with 8KB ISP Flash memory & 12bit ADC

#### **Table 45. AC Electrical Characteristics**

Symbol	Parameter	Min.	Max.	Unit s
1/T <sub>CLCL</sub>	Oscillator frequency	5.94	6.06	MHz
T <sub>CHCX</sub>	High time	0.35T	0.65T <sub>C</sub>	nS
T <sub>CLCX</sub>	Low time	0.35T	0.65T <sub>C</sub>	nS
T <sub>CLCH</sub>	Rise time		20	nS
T <sub>CHCL</sub>	Fall time		20	nS
T <sub>por</sub>	Power on reset internal High time	30		$\mu$ S

Note :  $10K\Omega$  pullup resistor, C= 50pF