



**Jess Technology Co., Ltd.**  
珍氏科技有限公司

Suites 2202-7, 22/F, Tower 6, The Gateway,  
9 Canton Road, Tsimshatsui,  
Kowloon, Hong Kong  
Tel (852) 2123 3289  
Fax (852) 2123 3393  
E-mail: [sales@jesstech.com](mailto:sales@jesstech.com)  
HomePage: <http://www.jesstech.com>

**WT65F4**  
**USB  $\mu$ C with 8KB ISP**  
**Flash memory & 12bit**  
**ADC**

## **WT65F4**

**USB  $\mu$ C with 8KB ISP Flash Memory**  
**12-bit A/D Converter**

## **Data Sheet**

**REV.1.00**  
**Nov.18, 2001**

**The information in this document is subject to change without notice.**



## Table of Content

1.	GENERAL DESCRIPTION .....	1
2.	FEATURES .....	1
3.	PACKAGE INFORMATION .....	2
4.	PIN ASSIGNMENT AND DESCRIPTION .....	3
4.1	PIN CONFIGURATION .....	5
5.	FUNCTION DESCRIPTION .....	7
5.1	WT65F4 USB MODULE .....	7
5.2	MICROCONTROLLER .....	9
5.3	ANALOG TO DIGITAL CONVERTER ( ADC ) .....	11
5.4	PULSE WIDTH MODULATION( PWM ) .....	13
5.5	ADPCM PUSH-PULL D/A .....	13
5.6	WT65F4 ADDRESS SPACE MAPPING .....	14
5.7	WT65F4 SPECIAL FUNCTION REGISTER ADDRESS SPACE .....	14
5.8	EXTERNAL FUNCTION REGISTER ADDRESS SPACE .....	16
5.9	CLOCK UNIT .....	17
5.10	RESET .....	19
5.11	POWERDOWN MODE AND IDLE MODE .....	19
5.12	INTERRUPT .....	20
5.13	FUNCTION ENDPOINT .....	22
5.14	TRANSMIT FIFOS .....	22
5.15	TRANSMIT FIFOS FEATURES .....	22
5.16	TRANSMIT DATA SET MANAGEMENT .....	23
5.17	TRANSMIT FIFO REGISTERS .....	24
5.18	RECEIVE FIFOS .....	24
5.19	RECEIVE FIFO FEATURES .....	24
5.20	RECEIVE DATA SET MANAGEMENT .....	25
5.21	RECEIVE FIFO REGISTERS .....	26
5.22	SETUP TOKEN RECEIVE FIFO HANDLING .....	27
5.23	SUSPEND AND RESUME .....	27
5.24	ISP MODE .....	29
5.25	ICE MODE .....	29
5.26	NORMAL DOWNLOAD MODE .....	29
6.	EXTERNAL FUNCTION REGISTERS .....	30
7.	TRAGERT AC AND DC SPECIFICATION .....	66



## Index of Figures

Figure 1. WT65F4 40-pin DIP & 28-pin SOP / DIP package.....	5
Figure 2. WT65F4 48-pin QFP package .....	6
Figure 3. WT65F4 4General Block Diagram .....	7
Figure 4. USB Interface Block Diagram .....	9
Figure 5. Memory mapping of Flash ROM, boot ROM, and ICE ROM .....	11
Figure 6. ADC Interface Diagram .....	12
Figure 7. ADC Timing Diagram.....	12
Figure 8. PWM Output Waveform Diagram .....	13
Figure 9. ADPCM block diagram .....	14
Figure 10. Clock circuit when USB function is used .....	18
Figure 11. Clock divided-by-2 circuit .....	19
Figure 12. Reset Signals.....	19
Figure 13. Block Diagram of INT0 .....	21
Figure 14. WT65F4 interrupt circuit .....	21
Figure 15. Transmit FIFO outline.....	22
Figure 16. Receive FIFO Outline .....	25
Figure 17. Suspend and Resume State Diagram .....	28
Figure 18. Port 2 circuit diagram.....	47
Figure 19. External Clock Drive Waveform.....	67



## Index of Tables

Table 1. WT65F4 Package Types .....	2
Table 2. Pin Descriptions.....	3
Table 3. ADC Interface Description.....	12
Table 4. Addressing mapping.....	14
Table 5. WT65F4 Special Function Register ( SFR ) layout.....	15
Table 6. External Function Register ( XFR ) layout.....	16
Table 7. Internal clock generation map .....	17
Table 8. Writing to the Byte Count Register .....	23
Table 9. Truth table for transmit FIFO management.....	24
Table 10. Status of the receive FIFO data set.....	26
Table 11. Truth table for receive FIFO management.....	26
Table 12. Function Address Register ( FADDR, 00H ).....	30
Table 13. USB Interrupt Register ( USBI, 01H ) .....	31
Table 14. USB / Key board / AD Interrupt Enable Register ( USBKAIIE, 02H ).....	32
Table 15. USB SIE Interface Register ( SIE1, 03H ) .....	33
Table 16. Endpoint Index Register ( EPINDEX, 05H ) .....	34
Table 17. Endpoint Control Register ( EPCON, 06H ) .....	35
Table 18. Speaker / Watch-dog Timer Control Register ( SPWDCTL, 07H ).....	37
Table 19. Transmit FIFO Data Register ( TXDAT, 08H ).....	38
Table 20. Transmit FIFO Control Register ( TXCON, 09H ).....	39
Table 21. Transmit FIFO Flag Register ( TXFLG, 0AH ).....	40
Table 22. Transmit FIFO Byte Count Register ( TXCNT, 0BH ).....	42
Table 23. Endpoint Transmit Status Register ( TXSTAT, 0CH ).....	43
Table 24. PWM0 Duty Control Register ( PWM0, 0DH ).....	45
Table 25. PWM1 Duty Control Register ( PWM1, 0EH ).....	46
Table 26. Port2 Current Control Register ( P2ODCTL, 0FH ) .....	47
Table 27. ISP program control Register ( ISP_CTL, 11H ) .....	48
Table 28. ISP Address low byte Register ( ISPADDL, 12H ).....	49
Table 29. ISP Address high byte Register ( ISPADDH, 13H ) .....	50
Table 30. ISP program data Register ( ISPDATA, 14H ) .....	51
Table 31. AD / PWM function control Register ( ADPWM_C, 15H ) .....	52
Table 32. ADC Clock Control Register ( ADCLK, 16H ) .....	53
Table 33. Key board / AD Interrupt Register ( KYADI, 17H ).....	54
Table 34. Receive FIFO Data Register ( RXDAT, 18H ) .....	55
Table 35. Receive FIFO Control Register ( RXCON, 19H ).....	56
Table 36. Receive FIFO Flag Register ( RXFLG, 1AH ).....	57



Table 37. Receive FIFO Byte Count Register ( RXCNT, 1BH ).....	59
Table 38. Endpoint Receive Status Register ( RXSTAT, 1CH ).....	60
Table 39. ADC Lower Byte Data Register ( ADL, 1DH ).....	63
Table 40. ADC Higer Byte Data Register ( ADH, 1EH ).....	64
Table 41. Push-pull DA speaker output envelope ( SPKENV0, 10H ).....	65
Table 42. Push-pull DA speaker output envelope ( SPKENV1, 1FH ).....	65
Table 43. DC Electrical Characteristics.....	66
Table 44. Absolute Maximum Rating .....	67
Table 45. AC Electrical Characteristics.....	6



## 1. General Description

The WT65F4 is single chip Micro-controller with low speed Universal Serial Bus (USB) and A/D functions. It includes an 8-bit 8051 CPU core, 256 bytes SRAM, 8K Bytes Flash memories, 4K boot/ICE ROM, and 32 Programmable I/O. Build-in USB and ND function suitable for UPS, touch pad, joystick & digital board application.

## 2. Features

- 8051 CPU core
- Internal Oscillator circuit for crystal from 0.5MHz, 1MHz, 2MHz, 4MHz, 6MHz, 8MHz to 12MHz
- 256 bytes SRAM
- 4K byte Internal ROM for ISP and software ICE function use
- 8K bytes Flash Memory
- 4 flash programming modes: parallel, 2-wire ISP, ICE, and normal mode (USB download and RS232 download).
- 32 programmable I/O pins
- 8-pin key wake up function
- Full duplex serial bus for synchronous or asynchronous
- Embedded USB function with three endpoints (one control Endpoint0, two Interrupt IN endpoint)
- Watchdog timer (222 clock cycles time)
- Two 16-bit programmable timers
- Two-channel 8-bit programmable PWM
- ADPCM push-pull DA
- Seven-channel 12-bits rail-to-rail ND converters
- Low VDD reset at 3.5V - 3.7V
- Power on reset
- Support power down/idle power management
- Integrated 3.3V power regulator for USB use
- CMOS technology for low power consumption
- Total 4 ports with 25mA Source Current and 8 ports with 25mA Sink Current
- DIP-40, LQFP-48, SDIP-28 or SOP-28 package



### 3.Package information

Table 1.WT65F4 Package Types

Package Type	Part Number
LQFP 48	WT65F4-Q48
DIP 28	WT65F4-N28
DIP 40	WT65F4-N40
SOP 28	WT65F4-S28

### 4.Pin Assignment and Description

Table 2. Pin Descriptions

Pin No.			Pin Name	I/O	Description
48	40	28			
46	1		P1.0	I/O	General purpose I/O with pull-up resistor
47	2		P1.1	I/O	General purpose I/O with pull-up resistor
48	3		P1.2	I/O	General purpose I/O with pull-up resistor
1	4		P1.3	I/O	General purpose I/O with pull-up resistor
2	5		P1.4	I/O	General purpose I/O with pull-up resistor
3	6		P1.5	I/O	General purpose I/O with pull-up resistor
4	7		P1.6	I/O	General purpose I/O with pull-up resistor
5	8		P1.7	I/O	General purpose I/O with pull-up resistor
6	9	25	RESET	I	Active High external Reset input
7	10	26	P30/RXD	I/O	General purpose I/O with pull-up resistor/serial bus receive port
8	11	27	P31/TXD	I/O	General purpose I/O with pull-up resistor/serial bus transmit port
9	12	28	P32/INT0	I/O	General purpose I/O with pull-up resistor/external interrupt 0
10	13	1	P33/INT1	I/O	General purpose I/O with pull-up resistor/external interrupt 1
11	14	2	P34/T0	I/O	General purpose I/O with pull-up resistor/Timer 0 external input
12	15	3	P35/T1	I/O	General purpose I/O with pull-up resistor/Timer 1 external input
13	16	4	P36/PWM0	I/O	General purpose I/O with pull-up resistor/PWM0 output



14	17	5	P37/PWM1	I/O	General purpose I/O with pull-up resistor/PWM1 output
15			VSS	I	Power Ground for DAC
16			DAOUT0	O	DAC output 0
17			DAOUT1	O	DAC output 1
18			VDD	I	Power Source for DAC
19	18	6	XTAL2	O	Oscillator output
20	19	7	XTAL1	I	Oscillator input
21	20	8	VSS	P	Power ground


22	21	9	P20/AD0	I/O	General Purpose I/O with pull-up resistor/ADC channel 0 (25mA Source/Sink current)
23	22	10	P21/AD1	I/O	General Purpose I/O with pull-up resistor/ADC channel 1 (25mA Source/Sink current)
24	23	11	P22/AD2	I/O	General Purpose I/O with pull-up resistor/ADC channel 2 (25mA Source/Sink current)
25	24	12	P23/AD3	I/O	General Purpose I/O with pull-up resistor/ADC channel 3 (25mA Source/Sink current)
26	25	13	P24/AD4	I/O	General Purpose I/O with pull-up resistor/ADC channel 4 (25mA Source/Sink current)
27	26	14	P25/AD5	I/O	General Purpose I/O with pull-up resistor/ADC channel 5 (25mA Source/Sink current)
28	27	15	P26/AD6	I/O	General Purpose I/O with pull-up resistor/ADC channel 6 (25mA Source/Sink current)
29	28	16	P27/Advref	I/O	General Purpose I/O with pull-up resistor/ADC reference voltage (25mA Source/Sink current)
30	29	17	DM	I/O	USB D-signal
31	30	18	DP	I/O	USB D + signal
32	31	19	V33	P	3.3V power regulation output
33	32		P07/K17	I/O	General Purpose IO with pull-up resistor/key interrupt
34	33		P06/K16	I/O	General Purpose IO with pull-up resistor/key interrupt
35	34		PO5/K15	I/O	General Purpose IO with pull-up resistor/key interrupt
36	35		P04/K14	I/O	General Purpose IO with pull-up resistor/key interrupt
37			ICE_N	I	ICE mode input with internal pull-up. Active low.
38			ICESTOP_N	I	Run interrupt in ICE mode with pull-up resistor. Active low
39			P41	I/O	General Purpose IO with pull-up resistor.
40			P40	I/O	General Purpose IO with pull-up resistor.
41	36	20	P03/K13	I/O	General Purpose IO with pull-up resistor/key interrupt
42	37	21	P02/K12	I/O	General Purpose IO with pull-up resistor/key interrupt





43	38	22	P01/K11	I/O	General Purpose IO with pull-up resistor/key interrupt
44	39	23	P00/K10	I/O	General Purpose IO with pull-up resistor/key interrupt
45	40	24	VDD	I	+5V power supply.

#### 4.1 Pin Configuration






Figure 1. WT65F4 40-pin DIP & 28-pin SOP/DIP package





Figure 2. WT65F4 48-pin QFP package

## 5. Function Description

The WT65F4 is highly integrated Micro controller with Universal Bus ( USB ) interface. It contains an 8051 based CPU core, 8K bytes Flash memory, 256 bytes RAM, 4K bytes boot / ICE ROM for 2-wire ISP and software ICE function , USB transceiver , Serial bus Interface Engine ( SIE ), System Interface Logic ( SIL ) and transmit / receive FIFOs. The USB function supports low-speed data rate ( 1.5M bps ), suspend / resume mode, control / interrupt / bulk transfer and is fully compliant with the USB specification version 1.1.

Operations of the USB interface and special function are controlled through the use of external function registers ( XFRs ), special function registers ( SFRs ), SIE, SIL, FIFOs and 8051 microcontroller that are described in the following sections. Figure 3 shows the main functional blocks of the WT65F4 USB module and how they interface with the 8051 CPU.



**Figure 3. WT65F4 General Block Diagram**

### 5.1 WT65F4 USB Module


The USB function interface manages communications between the Host PC and the USB function. The WT65F4 interface consists of the USB low-speed transceiver, the serial bus engine ( SIE ), the system interface logic ( SIL ), and the transmit and receive FIFOs. The USB low-speed transceiver provides the WT65F4 a physical interface to USB lines, the SIE handles communication protocol of USB, and the SIL handles data transfers and provides the interface among the SIE, the 8051 CPU, the function FIFOs and



the matrix keyboard.

As shown in Figure 3, the main blocks in the USB module are:

- 1. Low Speed USB Transceiver:** This block is an on-chip transceiver having one differential driver to transmit the USB data onto the USB bus and single ended receivers on the D+ and D- lines as well as a differential receiver to receive the USB data signal on the USB bus.
- 2. Low / Full Serial Bus Interface Engine (SIE):** The SIE does all the front end functions of USB protocol such as clock/data separation, syncfield identification, NRZI-NRZ conversion, token packet decoding, bit stripping, bit stuffing, NRZ-NRZI conversion, CRC5 checking and CRC16 generation and checking. Besides, it manages detecting of reset, suspend and resume signals on the upstream port of the WT65F4 to wakeup the system from the suspend state. It also provides serial-to-parallel conversion for the serial packet from the Low Speed USB Transceiver to 8 bit parallel data to the System Interface Logic and for 8 bit parallel data from the System Interface Logic to serial packet to the Low Speed USB Transceiver.
- 3. System Interface Logic (SIL):** The SIL operates in conjunction with the 8051 CPU to provide the capabilities of controlling the operation of the FIFOs, monitoring the status of the data transactions, transferring event control to the 8051 CPU through interrupt requests at the appropriate moment, initiating resume signaling to USB bus while the WT65F4 is in powerdown mode. Operation of the SIL is controlled through the use of external function registers.
- 4. USB Function FIFOs:** The WT65F4 function interface has three endpoints can support several types of USB data transfer: control, interrupt and bulk. Endpoint 0 contains one FIFO for transmit and receive, endpoint 1 and endpoint 2 have only one transmit FIFO. Transmit FIFOs are written by 8051 CPU, then read by SIL for transmission. Receive FIFO is written by the SIL following reception, then read by the 8051 CPU. Endpoint 0 supports control transfer for configuration / command / status type communication flows between client software and function. Endpoint 1 and endpoint 2 supports interrupt transfer.



**Figure 4. USB Interface Block Diagram**

## 5.2 Microcontroller

The 8051 CPU is a high performance 8 bit on-chip microcontroller running the firmware associated with the operation of the function. It features a 8K-byte FLASH memory, a 256-byte RAM, a 4K-byte boot/ICE ROM, and two 16-bit timers. In addition, the 8051 has two power saving modes enabling further power reduction.

The 8051 CPU's operation speed is the same as the external clock frequency. The main blocks of the 8051 CPU are:

- Port 0:** Port 0 is an 8-bit bi-directional I/O port with internal pull-up. Port 0 is assigned as input after reset (i.e., POOE = 00H). The input or output control is depend on the value of SFR POOE. When Port 0 is assigned as output, internal pull-up resistor must be disabled automatically. On the other



hand, when Port 0

is assigned as input, internal pull-up resistor can be disabled by setting bit 0 of register PUPCTL.

Port 0 is also the multiplexed key interrupt and wake-up function during input status.

2. **Port 1:** Port 1 is an 8-bit bi-directional I/O port with internal pull-up. Port 1 is assigned as input after reset (i.e., P1OE = 00H). The input or output control is depend on the value of SFR P1OE. When Port 1 is assigned as output, internal pull-up resistor must be disabled automatically. On the other hand, when Port 1 is assigned as input, internal pull-up resistor can be disabled by setting bit 1 of register PUPCTL.
3. **Port 2:** Port 2 is an 8-bit bi-directional I/O port with internal pull-up. Port 2 is assigned as input after reset (i.e., P2OE = 00H). The input or output control is depend on the value of SFR P2OE. When Port 2 is assigned as output or as AD purpose, internal pull-up resistor must be disabled automatically. On the other hand, when Port 2 is assigned as input, internal pull-up resistor can be disabled by setting bit 2 of register PUPCTL. Port 2 is also the multiplexed analog to digital converter (ADC) function during high-impedance inputs. To be an I/O port, the enhanced internal circuits can directly drive outside components such as LED, buzzer, etc. All of the ports can offer source and sink currents about 25mA.
4. **Port 3:** Port 3 is an 8-bit bi-directional I/O port with internal pull-up. Port 3 is assigned as input after reset (i.e., P3OE -- 00H). The input or output control is depend on the value of SFR P3OE. When Port 3 is assigned as output, internal pull-up resistor must be disabled automatically. On the other hand, when Port 3 is assigned as input, internal pull-up resistor can be disabled by setting bit 3 of register PUPCTL. Port 3 also serves the functions of various special features as listed below:

Port Pin	Alternate Function
P30	RXD(serial input port)
P31	TXD(serial output port)
P32	INT0(external interrupt 0)
P33	INT1(external interrupt 1)
P34	T0 (timer 0 external input )
P35	T1 (timer 1 external input )
P36	PWM0 (PWM 0 output port)
P37	PWM1 (PWM 1 output port)

5. **Port 4:** Port 4 is an 2-bit bi-directional I/O port with internal pull-up. Port 4 is assigned as input



after reset (i.e., P4OE = 00H). The input or output control is depend on the value of SFR P4OE. When Port 4 is assigned as output, internal pull-up resister must be disabled automatically. On the other hand, when Port 4 is assigned as input, internal pull-up resistor can be disabled by setting bit 4 of register PUPCTL.

6. **16-bit Timer:** The WT65F4 has two 16 bits timers that can be clocked by Oscillator. It can be programmed for applications such as periodically generating interrupt or serving as a firmware watchdog timer etc.
7. **8051 On-Chip Memory:** The 8051 provides on-chip program memory beginning at location 4000H in normal mode, testing mode, and parallel programming mode. where, following chip reset, the first instruction is fetched and executed Flash memory. The 8051 CPU also provides on-chip data RAM beginning at location 00H. Locations 00H-7FH can be accessed with direct, indirect addressing while locations 80H-FFH can only be accessed with indirect addressing. In 2-wire ISP programming mode and ICE mode, the program memory begins at location 4000H. In ICE mode, the address is continuesly compared with both BRK0 and BRK1 SFR registers. If a match occurs, a breakpoint interrupt (i.e., NMI)is issued and the address is jumped to \$8010h.

ROM Type	Memory Location
Flash ROM 8K Byte	000h-1FFFh
Boot boot/ICE ROM 4K Byte	8000h-8FFFh

Figure 5. Memory mapping of Flash ROM, boot ROM, and ICE ROM

The following flash addresses are reserved for special purpose:

- \$0000h : program-reset vector.
- \$0003h : external interrupt 0, Key scan input or A/D interrupt vector.
- \$000Bh : timer 0 interrupt.
- \$0013h : external interrupt 1 or USB interrupt vector.
- \$001Bh : timer 1 interrupt.
- \$0023h : serial bus interrupts.
- \$8010h : breakpoint interrupt for ICE mode

### 5.3 Analog to Digital Converter (ADC)

The seven channels of 12-bits AD converter is turned on by ADON bit (Table 31). ADSEL0, 1, and 2 are the channel selected bits to control which channels' signal will be converted. The input analog signal will be converted to digital and stored in register ADH and ADL. As the ADINT\_IE ( Table 14 ) being set to



“1” after AD be converted , interrupt occurs and ADINT ( Table 13 ) is set to “1”,AD block show in Figure 6.




Figure 6.ADC Interface Diagram




Figure 7. ADC Timing Diagram

Table 3. ADC Interface Description


Signals	I/O	Description
DAON	I	0:Power-down mode;1:ADC turned on
ADEN	I	Conversion start. Rising edge trigger
AD0~6	I	AD analog inputs
ADVRF	I	AD reference voltage. 1uF capacitor must be connected between ADVRF and VSS
CLKIN	I	ADC clock input
1DH,1EH	O	AD digital output bus. Q is available from ADRDY rising edge to ADEN becoming low.
ADRDY	O	AD output ready. Rising edge triggered

## 5.4 Pulse Width Modulation (PWM)

The corresponding PWM register (Table 24 and Table 25) controls the PWM duty cycle. Duty cycle ranges from 0/32 to 31/32. The LSB 3-bit of the PWM register determines the frame to be extended two  $T_{osc}$  ( $T_{osc} = 1/\text{external clock frequency}$ ).

- 000 : no extended pulse.
- 001 : extended two  $T_{osc}$  at frame 4.
- 010 : extended two  $T_{osc}$  at frame 2 and 6.
- 011 : extended two  $T_{osc}$  at frame 2, 4 and 6.
- 100 : extended two  $T_{osc}$  at frame 1, 3, 5 and 7.
- 101 : extended two  $T_{osc}$  at frame 1, 3, 4, 5 and 7.
- 110 : extended two  $T_{osc}$  at frame 1,2, 3, 5, 6 and 7.
- 111 : extended two  $T_{osc}$  at frame 1, 2, 3, 4, 5, 6 and 7.


The MSB 5-bit of PWM register determines 0/32 to 31/32 duty cycle in each frame. However, both PWM0 and PWM1 duty cycles can be extended depending on the value of ADPWMCLK register. This can be done by dividing the external clock to the desired frequency (new  $T_{osc}$ ), and then generate the pulse width according to the MSB 5-bit of PWM register. Figure 8 shows three examples of how PWM pulses are extended.



**Figure 8. PWM Output Waveform Diagram**

## 5.5 ADPCM push-pull DIA

Two voice envelope register buffers, SPKENV0 and SPKENV1, are added in XFR. If ADPCM is enabled (i.e., setting SPKON bit to high), P36/PWM0 and P37/PWM1 outputs the value from ADPCM push-pull DA. Otherwise, PWM output are selected. The bit DUALT indicates whether two envelope datas needs to be combined together in order to generate the dual tone.



**Figure 9. ADPCM block diagram**

## 5.6 WT65F4 Address Space Mapping

The WT65F4 has five address spaces: a program memory space, an internal data memory space, a special function register space, an external function register space, and a register file. Table 4 shows the addressing mapping if the WT65F4.

**Table 4. Addressing mapping**

Memory Type	Size	Location	Data Addressing
Flash Code	8K bytes	0000H-1FFFH	Indirect using MOVC instruction
External Function Register	32 bytes	00H-1FH	Indirect using MOVX instruction
Internal Data	128 bytes	00H-7FH	Direct, Indirect
	128 bytes	80H-FFH	Indirect
SFRs	128 bytes	80H-FFH	Direct
Register File	8 bytes	R0-R7	Register

Note : Direct : Direct Byte Addressing  
 Indirect: Indirect Byte Addressing  
 (1) : Please refer to 8051 data sheet for bit definition of each SFR.

## 5.7 WT65F4 Special Function Register Address Space

The special function registers ( SFRs) reside in this optimized 8051 microcontroller Core. Table 5



lists the location of all the WT65F4 SFRs. Please refer to the 8051 Data sheet for bit definition of each SFR.

**Table 5. WT65F4 Special Function Register (SFR) layout**

Name	Address	R/W	Initial	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P0	80H	R/W	FFh	P0.7	P0.6	P0.5	P0.4	P0.3	P0.2	P0.1	P0.0
SP	81H	R/W	07h								
DP L	82H	V	00h								
DP H	83H	V	00h								
P0 OE	84H	V	00h	P0.7 OE	P0.6 OE	P0.5 OE	P0.4 OE	P0.3 OE	P0.2 OE	P0.1 OE	P0.0 OE
PC ON	85H	R/W	0x010000b	SMOD	--	ISP M	ICE	GF1	GF0	PD	IDL
TC ON	88H	R/W	00h	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0
TM ODE	89H	R/W	00h	GATE	C/T	M1	M0	GATE	C/T	M1	M0
TL 0	8AH	R/W	00h	TL0.7	TL0.6	TL0.5	TL0.4	TL0.3	TL0.2	TL0.1	TL0.0
TH 0	8BH	R/W	00h	TH0.7	TH0.6	TH0.5	TH0.4	TH0.3	TH0.2	TH0.1	TH0.0



				07	06	05	04	03	02	01	00
TL1	80h	R/W	00h	TL17	TL16	TL15	TL14	TL13	TL12	TL11	TL10
TH1	81h	R/W	00h	TH17	TH16	TH15	TH14	TH13	TH12	TH11	TH10
P1	90h	R/W	FFh	P17	P16	P15	P14	P13	P12	P11	P10
P1 OE	94h	V	00h	P17OE	P16OE	P15OE	P14OE	P13OE	P12OE	P11OE	P10OE
SM2	98h	R/W	00h	SM0	SM1	SM3	SMEN	SM8	SM8	SM1	SM1
SBUF	9C0h	R/W	XXh	S7	S6	S5	S4	S3	S2	S1	S0
P2	A0h	R/W	FFh	P27	P26	P25	P24	P23	P22	P21	P20
P2 OE	A4h	V	00h	P27OE	P26OE	P25OE	P24OE	P23OE	P22OE	P21OE	P20OE
IE0	A8h	R/W	0xx0000b	IEA	--	--	IES	ET1	EX1	ET0	EX0
P3	B0h	R/W	FFh	P37	P36	P35	P34	P33	P32	P31	P30
P3 OE	B4h	V	00h	P37OE	P36OE	P35OE	P34OE	P33OE	P32OE	P31OE	P30OE
IP	B8h	R	xxxx	--	--	--	P	P	P	P	P



0	S	V	xx00 b				S	T	X	T	X
PS W	I C H	R V	00h	C Y	A C	F 0	R S 1	R S 0	O V	--	P
P4 <sub>(</sub> 2)	I S H	R V	xxxx xx00 b	--	--	--	--	--	--	--	P 4 1 0
P4 OE	I C H	V	xxxx xx00 b	--	--	--	--	--	--	--	P 4 1 0 O E
A CC	I C H	R V	00h	A C C 7	A C C .6	A C C .5	A C C .4	A C C .3	A C C 2	A C C 1	A C C 0
B	I C H	R V	00h	B 7	B .6	B .5	B .4	B .3	B 2	B 1	B 0
PC SK 0	I C H	R	00h	P C C 7	P C C 6	P C C 5	P C C 4	P C C 3	P C C 2	P C C 1	P C C 0
PC SK 1	I C H	R	00h	P C C 1 5	P C C 1 4	P C C 1 3	P C C 1 2	P C C 1 1	P C C 10	P C C 9	P C C 8
PU PC TL	I S H	V	00h	--	--	--	P 4 P U P	P 3 P U P	P2 P U P	P 1 P U P	P 0 P U P
BR KE N	I A H	V	00h	--	--	--	--	--	B K E N 2	B K E N 1	B K E N 0
BR K0 L	I E H	V	00h	B 0 7	B 0. 6	B 0. 5	B 0. 4	B 0. 3	B 0. 2	B 0. 1	B 0. 0
BR K0 H	I C H	V	00h	B 0 .	B 0. 1	B 0. 1	B 0. 1	B 0. 1	B 0. 10	B 0. 9	B 0. 8



				1 5	4	3	2	1				
BR K1 L		V	00h	B 1 7	B 1 6	B 1 5	B 1 4	B 1 3	B 1 2	B 1 1	B 1 0	B 1 0
BR K1 H		V	00h	B 1 5	B 1 4	B 1 3	B 1 2	B 1 1	B 1 10	B 1 9	B 1 8	B 1 8

(1) Read only (2) Bit addressable

### 5.8 External Function Register Address Space

The external function registers (XFRs) reside inside the USB module. The 8051 is connected to one of these registers when the register is addressed by the contents of registers R0 or R1 in the internal data memory. Two instructions, MOVX @Rr, A and MOVX A, @Rr can be used for data movement between the XFRs and accumulator of the 8051. Table 6 lists the location of all the XFRs. When the instruction, MOVX @Rr, A or MOVX A, @Rr, is executed, the address contained in R0 or R1 registers is latched by ALE signal and then the direction of data movement between the XFRs and the 8051 can be controlled by the signals WR or RD subsequently generated by the 8051.

**Table 6. External Function Register (XFR) layout**

Na me	Init ial	Bi t 7	Bi t 6	Bi t 5	Bi t 4	Bi t 3	Bi t 2	Bi t 1	Bi t 0
FA DD R	00h	--	A D R6	A D R5	A D R4	A D R3	A D R2	A D R1	A D R0
US BI	xx0 000 00b	--	--	R E S U M E	S U S P E N D	U S B x0 I N T	US BTx 2IN T	US BT x1I NT	US BT x0I NT
US BK AIE	00h	KI N T I E	A D I N T I E	RE SU ME IE	SU PE N D IE	Rx 0I NT IE	Tx2 INT IE	Tx 1IN T IE	Tx0 INT IE
SIE I	Xx0 000	--	--	L V	CL K1 2M	V 33	US BR STE	D M	W A



			0b			R E N	EN	E N	N	E N	KE UP
EPI ND EX			xxx xxx 00b	--	--	--	--	--	--	EP IN X1	EP IN X0
EP CO N			001 x01 01b 3	R X S T L	T X S T L	C T L E P	--	R X I E	R X E P E N	T X O E	T X E P E N
SP WD CT L			000 000 10h	S P K O N	D U A L T	--	--	--	--	E N W D T	W D T R S T
TX CA T			xxh	T X D A T 7	T X D A T 6	T X D A T 5	T X D A T 4	T X D A T 3	TX DA T 2	T X D A T 1	TX D A T 0
TX CO N			0xx xxx xxb	T X C C L R	--	--	--	--	--	--	--
TX FL G			xxx x10 00b	--	--	--	--	T X E M P	TX FU LL	T X U R F	TX O V F
TX CN T			00h	--	--	--	--	T X C N T 3	TX CN T 2	T X C N T 1	TX CN T 0
TX ST AT			00h	T X S E Q	--	--	--	--	TX VO ID	T X E R P	TX AC K
PW M0			00h	P W M 07	P W M 06	P W M 05	P W M 04	P W M 03	P W M 02	P W M 01	P W M 00
PW M1			00h	P W M 17	P W M 16	P W M 15	P W M 14	P W M 13	P W M 12	P W M 11	P W M 10
P0 OD CT L			00h	--	--	P0 5S N	P0 4S N	--	--	P0 1S N	P0 0S N
SP KE NV 0			00h	D A 0. 7	D A 0. 6	D A 0. 5	D A 0. 4	D A 0. 3	DA 0.2	D A 0. 1	D A 0. 0
ISP CT L			xxh	X E	Y E	S E	O S	E R A S E	PR OG	M A S1	N V S TR
ISP AD DL			xxh	--	--	--	Y A D	Y A D	Y A D	Y A D	Y A D





							R 4/ A 4	R 3/ A 3	R2 /A 2	R 1/ A 1	R0 /A 0
ISP AD DH		xxh	X A D R 7/ A 1 2	X A D R 6/ A 11	X A D R 5/ A 10	X A D R 4/ A 9	X A D R 3/ A 8	X A D R2 /A 7	X A D R 1/ A 6	X A D R0 /A 5	

ISP DA TA		xxh	D 7	D 6	D 5	D 4	D 3	D2	D 1	D0
AD PW M_ C		xxx xxx 10b	A D O N	A D E N	A D S L E2	A D S E L 1	A D S E L 0	Ad ver f_ C	P W M E N1	P W M E N 0
AD CL K		000 000 00b	--	-	--	--	--	AD CL K2	A D C L K1	A D C L K 0
KY AD I		00x xxx xxb	K E Y I N T	A D I N T	--	--	--	--	--	--
RX DA T		xxh	R X D A T 7	R X D A T6	R X D A T5	R X D A T 4	R X D A T 3	R X D A T2	R X D A T 1	R X D A T 0
RX CO N		0xx xxx xxb	R X C L R	--	--	R X F F R C	--	--	--	--
RX FL G		xxx x10 00b	--	--	--	--	R X E M P	R X F U L L	R X U R F	R X O V F
RX CN T		00h	--	--	--	--	R X C N T 3	R X C N T2	R X C N T1	R X C N T0
RX ST AT		00h	R X S E Q	R X S E T U P	S T O V W	E D O V M	--	R X V O I D	R X E R R	R X A C K
AD L		00h	A D B 7	A D B6	A D B 5	A D B 4	A D B 3	AD B2	A D B1	A D B 0
AD H		00h	--	--	--	--	A D	AD B1	A D	A D B



								B 11	0	B9	8
SP KE NV 1		00h	D A 1. 7	D A 1. 6	D A 1. 5	D A 1. 4	D A 1. 3	D A 1. 2	DA 1.2	D A1 .1	D A1 .0

- Note : (1) Read to clear  
 (2) Write 0 to clear  
 (3) Initial value only for Endpoint 0

## 5.9 Clock Unit

Several different external clock frequencies can be applied to WT65F4, they are 0.5MHz, 1MHz, 2MHz, 4MHz, 6MHz, 8MHz, and 12MHz. An feedback resistor is built in and can be turned off during power-down mode and be waked up by a key interrupt, an external interrupt, or the resume signal from USB host.

When USB function is used, only 6MHz or 12MHz external clock can be used. As USB core only accepts 6MHz, when 12MHz clock is applied, bit 4 of SIEI register is set so that a divided-by-2 circuit is activated.

There are two different internal clock speed to be applied to WT65F4 USB functions, 1.5MHz and 6MHz. The implementation of the two internal clocks is shown below:

Table 7. Internal clock generation map

	USB low speed	USB low speed	No USB
External clock	6MHz	12MHz	Spec
%2	Disable	6MHz	Disable
DPLL	1.5MHz	1.5MHz	Disable

Note: %2 means divided-by-2 circuit

DPLL means divided-by-4 digital PLL.

As shown in Figure 10, the clock to CPU control section is stopped where "1" is set in bit 0 (IDL) of the power control register (PCON) in firmware, thereby the CPU operation is halted in idle mode. Idle mode

freezes the clocks to the CPU at known states while the peripherals continue to be clocked. The CPU status before entering idle mode is preserved. The contents of the SFRs, XFRs and RAM are also retained. Idle mode can be used while the device is in unenumerated state following chip reset. Activation of an enabled interrupt and a logic high on chip reset are the ways to exit the idle mode.

The clock to where the CPU controlled section and peripherals that including some portions of USB function is stopped at where bit 1 (PD) of the power control register (PCON) is set in firmware. Therefore both Oscillator and CPU operation are halted in powerdown mode. The CPU status before entering powerdown mode is preserved. In addition, the contents of the SFRs, XFRs and RAM are also retained. For suspend, firmware must put the WT65F4 into powerdown mode to meet the USB limitation of 500  $\mu$  A. Activation of an enabled interrupt and a logic high on chip reset are the ways to exit the powerdown mode.

The clock source `usb_clock` is used as the sampling clock for the USB function for Low (6MHz and 1.5MHz) speed USB Transactions.

Besides of clock generated for USB core logic and 8051 CPU, WT65F4 also needs to generate a clock source for AD Convertor (`ad_clk`). The speed of `ad_clk` depends on ADSEL bits in ADPWM\_C register. Please see Table 31 for detail.




Figure 10. Clock circuit when USB function is used




Figure 11. Clock divided-by-2 circuit

### 5.10 Reset

Chip reset can be initiated by the watch-dog timer reset, or Low voltage reset, an USB-initiated reset, an power-on reset (POR), or an external high level reset. The external reset must be applied to the RESET pin for at least 80ms while the Oscillator is running in order to reset the entire chip. A Low voltage ( $V_{CC} = V_{LVR}$ ) causes a reset condition for entire chip to prevent the chip Flash memory being placed at unknown state. 8051 reset is extended for 5 states in order to synchronize ALE and PSEN.




Figure 12. Reset Signals

### 5.11 Powerdown Mode and Idle Mode

The instruction that sets PCON.0 is the last instruction executed before the idle mode is activated. Once in the idle mode the CPU status is preserved in its entirety. Activation of any enabled interrupt will cause PCON.0 to be cleared by hardware and then the idle mode is terminated.



The instruction that sets PCON.1 is the last executed prior to entering powerdown mode. Once in the powerdown mode, the Oscillator is stopped. The contents of the on-chip RAM, the Special Function Registers and USB External Function Registers are saved. Hardware reset and activation of any enabled interrupt is the ways of exiting the powerdown mode. Powerdown mode should be used for USB suspend operation. PCON.1 has to be set in the ISR of interrupt caused by active SUSPEND signal. Please see section 5.12 for details.

The WT65F4 can initiate resume signaling to the USB host through remote wakeup of the USB function while it is in powerdown mode. While in powerdown mode, remote wakeup has to be initiated through assertion of an enabled external interrupt.

ADC powerdown mode is controlled by ADPWR bit of ADPWM\_C register.

## 5.12 Interrupt

As shown in Figure 14, there are 6 interrupt sources share two interrupt inputs of the 8051 (interrupt 0 and interrupt 1):

**Interrupt 0** This interrupt is connected to the external hardware interrupt input P32/INT0 of the WT65F4.

Two interrupts, AD interrupt (ADINT) and keyboard interrupt (KEYINT), also use interrupt 0

to operate. In normal operation, both AD interrupt and keyboard interrupt is disabled. In powerdown mode, AD interrupt would be disable and keyboard interrupt is enable to terminate

the powerdown mode (suspend state) and support remote wakeup. The interrupt vector is 03H.

The external interrupt P32/INT0 can only be used when both ADINT and KEYINT interrupt

functions are disabled. Figure 13 shows the control block diagram of P32/INT0, ADINT, and KEYINT.




Figure 13. Block Diagram of INT0

**Interrupt 1** This interrupt is used by USB function interrupt and connected to the external hardware interrupt input 1 (P33/INT1) of WT65F4. This interrupt is used for control transfer and interrupt transfer and its interrupt vector is 13H. This interrupt is also initiated by assertion of an USB suspend interrupt signal or an USB resume interrupt signal. Similar to interrupt 0, the external interrupt P33/INT1 can not be used when anyone of the USB interrupt functions is enabled.




Figure 14. Wt65F4 interrupt circuit

### 5.13 Function Endpoint

The WT65F4 can supports up to three function endpoints. Endpoint 0 contains a FIFO for transmit and receive while endpoint 1 and endpoint 2 is transmitted only. Endpoint 1 and endpoint 2 handles interrupt data transfer. The EPINDE ~ register (Table 16) selects the endpoint for any given data transaction.


### 5.14 Transmit FIFOs

The WT65F4 has one transmit FIFO for each function endpoint (See Figure 4).

### 5.15 Transmit FIFOs Features

The transmit FIFOs are data buffers with the following features (See Figure 15):

- support for one data set of not greater than 8 bytes
- a byte count register to store the number of bytes in the data set
- protection against overwriting data in a full FIFO
- capability to retransmit the current data set





### Figure 15. Transmit FIFO outline

The 8051 CPU writes to the FIFO location specified by the write pointer also used as the byte-counter to indicate how many bytes have been written and not yet read by SIL. The write pointer automatically increments by one after a write and decrements by one after a read. The read pointer points the next FIFO location to be read by the SIL. The read pointer automatically increments by one after a read. The transmit FIFO is inhibited to be read by the SIL when it is empty or before a data set has been successfully written into it.

### 5.16 Transmit Data Set Management

TXFULL = 1 in the TXFLG register (Table 21), indicates data set has been written into the FIFO and is ready for transmission. Following reset, TXFULL = 0 and TXEMP = 1, signifying an empty FIFO. Only the first eight bytes of the data set which size is greater than eight are written into the FIFO. In this case, TXFULL is not set until a write to TXCNT (Table 22). In the case of TXFULL = 1 further writing to TXDAT (Table 19) or TXCNT are ignored. Please note that the content of TXCNT determines the number of bytes transmitted over the USB lines. Discrepancy between the byte number written to TXCNT and number of bytes actually written to the FIFO will cause an unexpected result. Read the FIFO is prohibited when the FIFO is empty or TXFULL = 0.

Two events cause the TXFULL to be updated:

- A new data set is written to the FIFO: The CPU writes bytes to the FIFO via TXDAT and writes the number of bytes to TXCNT. TXFULL is only set after the write to TXCNT. Set TXCNT=0 indicates a zero length transmission. In this case, TXFULL is set and TXEMP remains unchanged to indicate the FIFO is still empty. This process is illustrated in Table 8.
- A data set in the FIFO is successfully transmitted: The SIL reads the data set Flashmemory the FIFO for transmission. When a good transmission is acknowledged, the TXFULL is cleared and TXEMP is set.

Table 8. Writing to the Byte Count Register





TXFULL	TXEMP	Zero Length Transmission	Write bytes to TXDATx  → → Write byte count to TXCNTx	Data Set Written	TXFULL	TXEMP
0	1	NO	Yes	1	1	0
0	1	Yes	No	1	1	1
1	-	-	Write Ignored	1	1	-

When a good transmission is completed, both read pointer and write pointer is advanced to the start point of the FIFO to set up for transmitting the next data set. When a bad transmission is encountered, the read pointer is reversed to the start point of the FIFO to enable the SIL to re-read the last data set for retransmission. The pointer reversal and advance are accomplished automatically by hardware. Table 13 summarizes how actions following a transmission depend on TXERR and TXACK.

**Table 9. Truth table for transmit FIFO management**

TXERR	TXACK	Action at End of Transfer Cycle
0	0	No at End of Transfer Cycle
0	1	Read Pointer and Write Pointer both are set to the start point of FIFO
1	0	Read Pointer is set to the start point of FIFO

### 5.17 Transmit FIFO Registers

- TXDAT, the transmit FIFO data register (see Table 19 and Section 0)
- TXCNT, the transmit FIFO byte count register (see Table 22 and Section 0)
- TXCON, the transmit FIFO control register (see Table 20 and Section 0)
- TXFLG, the transmit FIFO flag register (see Table 21 and Section 0)

These registers are endpoint indexed. They are used as a set to control the operation of the transmit

FIFO, associated with the current endpoint specified by the EPINDEX register (see Table 16 and Section 0).


### 5.18 Receive FIFOs

The WT65F4 has one receive FIFO for endpoint 0 (See Figure 4). This FIFO is shared with the transmit FIFO. Detail operating is described in section.

### 5.19 Receive FIFO Features

The receive FIFO is a data buffer with the following features (see Figure 16):

- support for one data set of not greater than eight bytes
- a byte count register accesses the number of bytes in the data set
- flag to signal a full FIFO and an empty FIFO
- capability to re-receive the last data set



**Figure 16. Receive FIFO Outline**

The SIL writes to the FIFO location specified by the write pointer also used as the byte-counter to



indicate how many bytes have been written and not yet read by the 8051 CPU. The write pointer automatically increments by one after a write and decrements by one after a read. The read pointer points the next FIFO location to be read by the 8051 CPU. The read pointer automatically increments by one after a read. The receive FIFO is inhibited to be read by the 8051 CPU when it is empty or before a data set has been successfully written into it. When a SETUP token is detected by the SIL, the SIL flushes the FIFO even if the FIFO is being read by the 8051 CPU.

### 5.20 Receive Data Set Management

RXFULL = 1 in the RXFLG register (Table 36), indicates the data set has been written into the FIFO and is ready for reception. Following reset, RXFULL = 0 and RXEMP = 1, signifying an empty FIFO. Only the first eight bytes of the data set which size is greater than eight are written into FIFO. RXFULL is however not set until reception is done and successfully acknowledged. RXFULL is cleared by setting the FFRC bit of RXCON (Table 35) in firmware to indicate the data set has

successfully read by CPU. In the case of RXFULL = 1 farther writes to FIFO are ignored. Please note that the content of RXCNT (Table 37) should be read by 8051 CPU to determine the numbers of bytes need to be read Flashmemory FIFO by 8051 CPU. Further reading Flashmemory an empty FIFO is ignored.

**Table 10. Status of the receive FIFO data set**

<b>RXFULL</b>	<b>RXEMP</b>	<b>Status</b>
0	0	Data set is being written to FIFO
0	1	Empty
1	0	Data set already written to FIFO
1	1	Zero length packet received

When a good reception is completed and the data set has been successfully read by the 8051, firmware must set the FFRC bit of RXCON to advance the write pointer and read pointer to the start point of the FIFO to set up for receiving the next data set. When a bad reception is completed, the write pointer can be reversed to the position of the start point of the FIFO to enable the SIL to re-write the last data set for re-reception. The pointer advance and reversal are accomplished automatically by hardware. Table 11 summarizes how actions following a reception depend on RXERR and RXACK.

**Table 11. Truth table for receive FIFO management**



RX ER R	RX AC K	Action at End of Transfer Cycle
0	0	No operation
0	1	Read Pointer and Write Pointer are set to the start point of FIFO when firmware sets the FFRC bit of RXCON
1	0	Write Pointer is set to the start point of FIFO

### 5.21 Receive FIFO Registers

RXDAT, the receive FIFO data register (see Table 34 and Section 0)

RXCNT, the receive FIFO byte count register (see Table 37 and Section 0)

RXCON, the receive FIFO control register (see Table 35 and Section 0)

RXFLG, the receive FIFO flag register (see Table 36 and Section 0)

These registers are endpoint indexed. They are used as a set to control the operation of the receive FIFO associated with the current endpoint specified by the EPINDEX register (see Table 16 and Section 0).

### 5.22 Setup Token Receive FIFO Handling

SETUP tokens received by the endpoint zero must be acknowledged, even if the receive FIFO is not empty. As described in section 5.19, when a SETUP token is detected by the SIL, the SIL flushes the FIFO and sets the STOVW bit of RXSTAT (Table 38) for reset and locking the read pointer. These prevent RXURF bit of RXFLG and the read pointer Flashmemory being set if the receive FIFO flush occurs in the middle of an 8051 CPU data read cycle. The STOVW bit is cleared and the EDOVW bit is set when a SETUP packet has been successfully acknowledged. The read pointer will remain locked until both the STOVW and EDOVW bits are cleared. For SETUP packets only, firmware must clear EDOVW before reading data Flashmemory the FIFO. If this is not done, data read Flashmemory the FIFO will be invalid. After processing a SETUP packet, firmware should always check the STOVW and EDOVW flags before setting the RXFFRC bit. When a SETUP packet either has been or is being received, setting of RXFFRC has no effect if either STOVW or EDOVW is set.

### 5.23 Suspend and Resume

In order to reduce the power consumption, WT65F4 automatically enters the suspend state when it



has observed no bus traffic for 3 ms. When in suspend, the 8051 CPU and its peripherals are in powerdown mode. Keyboard interrupt is enabled to support remote wakeup. The entire chip consumes less than 100 pA in suspended state.

WT65F4 exits suspend mode when there is bus activity. A USB device may also request the host exits Flashmemory suspend or selective suspend by using electrical signaling to indicate remote wakeup. The ability of a device to signal remote wakeup is optional. WT65F4 allows the host to enable or disable this capability. Device states are described in Figure 17.




Figure 17. Suspend and Resume State Diagram

## 5.24 ISP Mode

Five pins are released for performing ISP mode, they are VDD, GND, RESET, P30/RXD, and P31/TXD. By applying a special pattern through RESET, P30/RXD, and P31/TXD, the device can be forced to enter the ISP mode. The detection of this special pattern is done by firmware. Once the ISP mode is detected, a flag (ISPM) is written to bit 5 of SFR PCON. On the other hand, if ISP mode is not detected after 50 ms, then normal mode is considered. While in the ISP mode, the data and an external clock can be applied via P30/RXD and P31/TXD, respectively. Furthermore, flash IOs are re-routed from normal CPU interface to XFR ISP corresponding registers.

In order to accommodate the system clock variation, it is necessary to build-in the "delay loop" into the ISP program in the 4K ROM. The length of the delay depends on system's clock information notified by PC via P30 and P31.

## 5.25 ICE Mode

WT65F4 support easy ICE function. Program download, free running and two sets of breakpoint function are supported.

During ICE mode, commands are fed into the device via P4.0 and P4.1. All controls will be done by Weltrend Soft\_ICE.

## 5.26 Normal Download Mode

User can control the Flash-ROM programming in Normal Download mode. When BKEN2 is set by firmware, the Flash IOs are routed from normal CPU interface to four external function registers: ISPCTL, ISPADDL, ISPADDH, and ISPDATA.



## 6. External Function Register

**FADDR**

**00H**

**RW**

**0000 0000B**

**Address:**

**Reset State:**

Function Address Register. This XFR holds the address for the ISB function. During bus enumeration, it is written with a unique value assigned by the host.

Table 12. Function Address Register (FADDR,00H)

7	0	---	<b>ADR6:0</b>
Bit Number	Bit Mnemonic	Function	
7	---	Reserved: Write zero to this bit	
6:0	ADR6:0	7-bit Programmable Function Address: This register is programmed through the commands Received via endpoint 0 on configuration, which should be the only time the firmware should change the value of this Register. This register is hardware read-only .	

**USBI**

**01H**

**RW (Read to clear)**

**xx00 0000B**

**Address:**

**Reset State:**

Table 13. USB Interrupt Register (USBI,01H)

7

0



	<b>RES UME</b>	<b>SUSP END</b>	<b>USBRx0 INT</b>	<b>USBTx 2INT</b>	<b>USBTx 1INT</b>	<b>USBTx 0INT</b>
--	--------------------	---------------------	-----------------------	-----------------------	-----------------------	-----------------------

Bit Number	Bit Mnemonic	Function
5	RESUME	USB SIE has detected a RESUME signaling on the USB lines. This interrupt is used to terminate the powerdown mode.
4	SUSPEND	USB SIE has detected a SUSPEND signaling on the USB lines. The corresponding ISR should put the whole chip into powerdown mode.
6	USBRx0INT	Function Receive Done Flag for endpoint 0.
2	USBTx2INT	Function Transmit Done Flag for endpoint 2.
1	USBTx1INT	Function Transmit Done Flag for endpoint 1.
0	USBTx0INT	Function Transmit Done Flag fir endpoint 0.

**USBKAIE**  
**02H**

**Address:**

**RW**  
**0000 0000B**

**Reset State:**

USB/Keyboard/AD Interrupt Enable Register.

**Table 14. USB/Keyboard/AD Interrupt Enable Register (USBKAIE, 02H)**

7								
	0							
KI NT _IE	ADI NT_ IE	RESU ME_I E	SUSPE ND_IE	Rx0I NT_I E	Tx2I NT_I E	Tx1I NT_I E	Tx0I NT_I E	

Bit Number	Bit Mnemonic	Function
------------	--------------	----------





7	KINT_IE	Keyboard Interrupt Enable: Enable Keyboard Interrupt (KEYINT). Firmware can set this bit before entering the powerdown or idle mode to enable remote wakeup operation.
6	ADINT_I E	External2 Interrupt Enable: Enable External2 Interrupt EXT2INT
5	RESUME IE	RESUME Interrupt Enable.
4	SUSPEN D IE	SUSPEND Interrupt Enable.
3	Rx0INT_I E	Function Transmit Done Interrupt Enable 0: Enable receive done interrupt for endpoint 0 (USBTx0INT).
2	Tx2INT_I E	Function Transmit Done Interrupt Enable2: Enable receive done interrupt for endpoint 2 (USBTx0INT).
1	Tx1INT_I E	Function Transmit Done Interrupt Enable 1: Enable receive done interrupt for endpoint 1 (USBTx0INT).
0	Tx0INT_I E	Function Transmit Done Interrupt Enable 0: Enable receive done interrupt for endpoint 0 (USBTx0INT).

For all bits, a '1' means the interrupt is enabled and will cause an interrupt to be Signaled to the microcontroller. A '0' means the associated interrupt source is Disabled and cannot cause an interrupt.

**SIEI**

**03H**

**Address:**

**RW**

**Xx00 0000B**

**Reset State:**

USB SIE Interface Register.

**Table 15. USB SIE Interface Register (SIEI,03H)**

7							
		0					
-	-	LVRE	CLK1	V33E	USBS	DME	WAKE
-	-	N	2MEN	N	TREN	N	UP
-	-						



Bit Number	Bit Mnemonic	Function
7:4	---	Reserved: Values read Flashmemory these bits are indeterminate. Write zeros to these bits.
5	LVREN	0: LVR is disabled 1: LVR is enabled
4	CLK12MEN	0: USB clock source comes from 6MHz X'tal. 1: USB clock source comes from 12MHz X'tal.
3	V33EN	0: 3.3V regulator circuits turned off and low voltage reset circuit disabled. 1: 3.3V Regulator circuits turned on and low voltage reset circuit enabled.
2	USBRSTEN	USB Reset enable. Firmware can set this bit to enable /disable USB Reset.
1	DMEN	0: USB 1.5k-ohm resistors turn off. 1: USB 1.5k-ohm resistors turn on.
0	WAKEUP	This bit is used to initiate a remote wakeup. Set by firmware to drive resume signaling on the USB lines to the host or upstream hub. Cleared by hardware when resume signaling is done.

**EPINDEX**

**05H**

**Address:**

**RW**

**xxxx xx00B**

**Reset State:**

Endpoint Index Register. This Register identifies the endpoint pair. Its contents select the transmit and receive FIFO pair and serve as an index to endpoint-specific XFRs.

**Table 16. Endpoint Index Register (EPINDEX,05H)**

7	0	---	---	---	---	---	---	EPI NX 1	EPI NX 0
<b>Bit</b>	<b>Bit</b>	<b>Function</b>							



Number	Mnemonic	
7:2	---	Reserved : Values read Flashmemory these bits are indeterminate. Write zeros to these bits.
1:0	EPINX1:0	Endpoint Index: 00 = Function Endpoint 0. 01 = Function Endpoint 1 10 = Function Endpoint 2. 11 = Function Endpoint 3.

The value in this register selects the associated bank of endpoint-indexed XFRs Including TXDAT, TXCON, TXFLG, TXCNT, TXSTAT, RXDAT, RXCON, RXFLG, RXCNT, RXSTAT and EPCON.

**EPCON**

**Address:**

**06H**

(Endpoint-indexed)  
001x0101B

Reset State: Endpoint 0:

**RW**

**Endpoint 1,2:**

**x0xx xx00B**

Endpoint Control Register. This XFR configures the operation of the endpoint specified by EPINDEX.

**Table 17. Endpoint Control Register (EPCON,06H)**

7	0	RX STL	TX STL	CT LEP	---	RXI E	RX EPE N	TX OE	TX EPE N
---	---	-----------	-----------	-----------	-----	----------	----------------	----------	----------------

Bit Number	Bit Mnemonic	Function
7	RXSTL	Stall Receive Endpoint: Set this bit to stall the receive endpoint . Clear this bit



		only when the host has intervened through commands sent down endpoint 0. When this bit is set and RXSETUP is clear, the receive endpoint will respond with a STALL handshake to a valid OUT token. When this bit is set and RXSETUP is set, the receive endpoint will NAK. This bit does not affect the reception of SETUP token by a control endpoint.
6	TXSTL	<b>Stall Transmit Endpoint:</b> Set this bit to stall the transmit endpoint. This bit should be cleared only when the host has intervened through commands sent down endpoint 0. When this bit is set and RXSETUP is clear, the receive endpoint will respond with a STALL handshake to a valid IN token. When this bit is set and RXSETUP is set, the receive endpoint will NAK.
5	CTLEP	<b>Control Endpoint:</b> Set this bit to configure the endpoint as a control endpoint. Only control endpoint is capable of receiving SETUP tokens.
4	---	<b>Reserved:</b> Value read Flashmemory this bit is indeterminate. Write zero to this bit.



Bit Number	Bit Mnemonic	Function
3	RXIE	Receive Input Enable: Set this bit to enable data Flashmemory the USB to be written into the receive FIFO. If cleared, the endpoint will not write the receive data into the receive FIFO and at the end of reception, but will return a NAK handshake on a valid OUT token if the RXSTL bit is not set. This bit does not affect a valid SETUP token. A valid SETUP token and packet overrides this bit if it is cleared, and place the receive data in the FIFO.
2	RXEPEN	Receive Endpoint Enable: Set this bit to enable the receive endpoint. When disabled, the endpoint does not respond to valid OUT or SETUP token. This bit is hardware read-only and has the highest priority among RXIE and RXSTL. Note that endpoint 0 is enabled for reception upon reset.
1	TXOE	Transmit Output Enable: This bit is used to enable the data in TXDAT to be transmitted. If cleared, the endpoint returns a NAK handshake to a valid IN token if the TXSTL bit is not set.
0	TXEPEN	Transmit Endpoint Enable: This bit is used to enable the transmit endpoint. When disabled, the endpoint does not response to a valid IN Token. This bit is hardware read only. Note that endpoint 0 is enabled for transmission upon reset.



**SPWDCTL**

**07H**

**W**

**0000 0010B**

**Address:**

**Reset State:**

Enable or Disable Watch-dog timer function. Watch-dog timer will generate a reset pulse if CPU does not write any data to CLRWDT register for more than  $2^{22}$  clock cycles (CPU clock). This function could be disabled by clearing EN\_WDT bit.

**Table 18. Speaker/Watch-dog Timer Control Register (SPWDCTL,07H)**

7	DU	---	---	---	---	EN	WD
0	AL					_W	TR
	T					DT	ST

Bit Number	Bit Mnemonic	Function
7	SPKON	1: ADPCM push-pull DA function enable. PWM disabled 0: PWM function enabled. ADPCM push-pull DA disabled
6	DUALT	1: Dual-tone. Combine SPKENV0 and SPKENV1 0: Mono-tone. Select only spkenv0
5:2	---	Reserved: Values read Flashmemory these bits are indeterminate. Write zeros to these bits.
1	EN_WDT	1: Enable Watch-dog timer 0: Disable Watch-dog timer
0	WDTRST	0: No Watch-dog timer reset 1: Generate a pulse to clear the Watch-dog timer



**TXDAT**

**08H**

**W** (Endpoint-indexed)

**xxxxB**

**Address:**

**Reset State: xxxx**

Transmit FIFO Data Register. Data to be transmitted by the FIFO specified by EPINDEX is first written to this register.

**Table 19. Transmit FIFO Data Register (TXDAT, 08H)**

7	0	<b>TXDAT7:0</b>
Bit Number	Bit Mnemonic	Function
7:0	TXDAT7:0	Transmit Data Bytes (write-only) To write data to the transmit FIFO, write to this register. The write pointer is incremented automatically after a write.



**TXCON**

**09H**

**W** (Endpoint-indexed)

**xxxxB**

**Address:**

**Reset State: 0xxx**

Transmit FIFO Control Register. Controls the transmit FIFO specified by EPINDEX.

**Table 20. Transmit FIFO Control Register (TXCIN, 09H)**

7	0	---	---	---	---	---	---	---
TX CL R								

Bit Nu m b e r	Bit Mnemoni c	Function
7	TXCLR	Transmit Clear: Setting this bit flushes the transmit FIFO, resets all the read/write pointers, sets the EMPTY bit in TXFLG, and clears all other bits in TXFLG. After the flush, hardware clears this bit.
6:0	---	Reserved: Values read Flashmemory these bits are indeterminate. write zeros to these bits.





**TXFLG**

**0AH**

**RW(Write 0 to clear)(Endpoint-indexed)**

**1000B**

**Address:**

**Reset State: xxxx**

Transmit FIFO Flag Register. These flags indicate the status of data packets in the transmit FIFO specified by EPINDEX.

**Table 21. Transmit FIFO Flag Register (TXFLG,0AH)**

7	DU	---	---	---	---	EN	WD
0	AL					_W	TR
	T					DT	ST

Bit Number	Bit Mnemonic	Function
7:4	---	Reserved: Values read Flashmemory these bits are Indeterminate. Write zeros to these bits.
3	TXEMP	Transmit FIFO Empty Flag (read-only): Hardware sets this bit when the data set has been read out of the transmit FIFO by SIL. Hardware clears this bit when the empty condition no longer exists. This bit always tracks the current transmit FIFO status. This flag is also set when a zero-length data packet is transmitted.
2	TXFULL	Transmit FIFO Full Flag (read-only): This flag indicates the data set is present in the transmit FIFO. This bit is set after write to TXCNT to reflect the condition of the data set. Hardware clears this bit when the data set has been successfully transmitted.
1	TXURF	Transmit FIFO Underrun Flag (read-, clear-only)*: Hardware sets this flag when an addition byte is read Flashmemory an empty transmit FIFO. This is a sticky bit that must be cleared through firmware by writing a '0' to this bit .When the transmit FIFO underruns, the read



		pointer will not advance—it remains locked in the empty position.
0	TXOVF	Transmit FIFO Overrun Flag (read-, clear-only)*: This bit is set when an additional byte is written to a FIFO with TXFULL = 1. This is a sticky bit that must be

		<b>cleared through firmware by writing a '0' to this bit . When the transmit FIFO overruns, the write pointer will not advance – it remains locked in the full position.</b>
--	--	--

**Note (\*) : When set, all transmission are NAKed.**



**TXCNT**

**0BH**

**RW (Endpoint-indexed)**

**0000B**

**Address:**

**Reset State: 0000**

Transmit FIFO Byte Count Register. This register stores the number of bytes for the data packet in the transmit FIFO specified by EPINDEX.

**Table 22. Transmit FIFO Bytes Count Register (TXCNT, 0BH)**

7	0	---	---	---	---	<b>TXCNT 3:0</b>
Bit Number	Bit Mnemonic	Function				
7:4	---	Reserved: Write zeros to these bits.				
3:0	TXCNT 3:0	Transmit Byte Count (write-only): The number of bytes in the data set being written to the transmit FIFO. When this register is written, TXFULL is set. Write the byte count to this register after writing data set to TXDAT.				

**To send a status stage after a control write or no data control command or a null packed, write 0 to TXCNT.**



**TXSTAT**

**0CH**

**RW(Write 0 to clear)(Endpoint-indexed)**

**0000B**

Endpoint Transmit Status Register. Contains the current endpoint status of the transmit FIFO specified by EPINDEX.

**Address:**

**Reset State: 0000**

**Table 23. Endpoint Transmit Status Register (TXSTAT, 0CH)**

7	---	---	---	---	TX VOI D	TX ER R	TX AC K
0							

Bit Number	Bit Mnemonic	Function
7	TXSEQ	Transmit Current Sequence Bit (read-only): This bit will be transmitted in the next PID and toggled on a valid ACK handshake. This bit is toggled by hardware on a valid SETUP token.
6:3	---	Reserved: Write zeros to these bits.
2	TXVOID	Transmit Void (read-only): A void condition has occurred in response to a valid IN token. Transmit void is closely associated with the NAK/STALL handshake returned by the function after a valid IN token, due to the conditions that cause the Transmit FIFO to be unable or not ready to transmit. Use this bit to check any NAK/STALL handshake returned by the function. This bit does not affect the USBTxxINT, TXERR or TXACK bit. This bit is updated by hardware at the end of a non-isochronous transaction in response to a valid IN token.
1	TXERR	Transmit Error (read-only): An error condition has occurred with the transmission. Complete or partial data has been transmitted. The error can be one if the following: Data transmitted successfully but no handshake received.



		<p>Transmit FIFO goes into underrun condition while transmitting.</p> <p>The corresponding transmit done bit is set when active.</p> <p>This bit is updated by hardware along with the TXACK bit at the end of data transmission (this bit is mutually exclusive with TXACK).</p>
--	--	---

Bit Number	Bit Mnemonic	Function
0	TXACK	<p>Transmit Acknowledge (read-only):</p> <p>Data transmission completed and acknowledged successfully. The corresponding transmit done bit is set when active. This bit is updated by hardware along with the TXERR bit at the end of data transmission (this bit is mutually exclusive with TXERR)</p>



**PWM0**  
**0DH**  
**W**  
**0000B**

**Address:**

**Reset State: 0000**

PWM0 Duty Control Register

**Table 24. Pwm0 Duty Control Register (PWM, 0DH)**

7	0	PW M0 7	PW M0 6	PW M0 5	PW M0 4	PW M0 3	PW M0 2	PW M0 1	PW M0 0
---	---	---------------	---------------	---------------	---------------	---------------	---------------	---------------	---------------

Bit Number	Bit Mnemonic	Function
7:3	PWM07 PWM06 PWM05 PWM04 PWM03	Select 0/32 to 31/32 duty cycle & extended pulse 00000: duty cycle = 0 00001: duty cycle = 1/32 00010: duty cycle = 2/32 ..... 11110: duty cycle = 30/32 11111: duty cycle = 31/32
2:0	PWM02 PWM01 PWM00	The corresponding PWM register controls the PWM duty cycle. Duty cycle range is from 0/32 to 31/32. LSB 3-bit of PWM register determines which frame will be extended two Tosc. 000 : no extended pulse. 001 : extend two Tosc at frame 4. 010 : extended two Tosc at frame 2 and 6. 011 : extended two Tosc at frame 2, 4and 6. 100 : extended two Tosc at frame 1, 3, 5and 7. 101 : extended two Tosc at frame 1, 3, 4, 5and 7. 110 : extended two Tosc at frame 1, 2, 3, 5, 6and 7. 111 : extended two Tosc at frame 1, 2, 3, 4, 5, 6 and 7.



**PWM1**  
**0EH**  
**W**  
**0000B**

**Address:**

**Reset State: 0000**

PWM1 Duty Control Register

**Table 25. PWM1 Duty Control Register (PWM1, 0EH)**

7	0	<b>PWM1</b>	<b>PWM1</b>	<b>PWM1</b>	<b>PWM1</b>	<b>PWM1</b>	<b>PWM1</b>	<b>PWM1</b>
7	6	5	4	3	2	1	0	0

Bit Number	Bit Mnemonic	Function
7:3	PWM17 PWM16 PWM15 PWM14 PWM13	Select 0/32 to 31/32 duty cycle & extended pulse 00000: duty cycle = 0 00001: duty cycle = 1/32 00010: duty cycle = 2/32 ... 11110: duty cycle = 30/32 11111: duty cycle = 31/32
2:0	PWM12 PWM11 PWM10	The corresponding PWM register controls the PWM duty cycle. Duty cycle range is from 0/32 to 31/32. LSB 3-bit of PWM register determines which frame will be extended two T <sub>osc</sub> . 000 : no extended pulse. 001 : extend two T <sub>osc</sub> at frame 4. 010 : extended two T <sub>osc</sub> at frame 2 and 6. 011 : extended two T <sub>osc</sub> at frame 2, 4 and 6. 100 : extended two T <sub>osc</sub> at frame 1, 3, 5 and 7. 101 : extended two T <sub>osc</sub> at frame 1, 3, 4, 5 and 7. 110 : extended two T <sub>osc</sub> at frame 1, 2, 3, 5, 6 and 7. 111 : extended two T <sub>osc</sub> at frame 1, 2, 3, 4, 5, 6 and 7.



**P2ODCTL**

**0FH**

**W**

**0000B**

**Address:**


**Reset State: 0000**

Strong Current Source Control for Port 20~27.

**Table 26. Port2 Current Control Register (P2ODCTL, 0FH)**

7	0	--	--	P25 SN	P24 SN	--	--	P21 SN	P20 SN
Bit Number	Bit Mnemonic	Function							
7:0	-- -- P25SN P24SN -- -- P21SN P20SN	<p>Default value is '00000000' (strong current source turned off).          When '1' is written to one of the bits, the corresponding strong current source is turned on.</p>							

As shown in Figure 18, the strong source current PMOS can be turned on or off (open drain circuit). Open drain circuit is selected when P2xSN is set to high in order to turn on the corresponding PMOS.



**ISP**  
**11H**





**W**  
**xxxxB**

**Reset State: xxxx**

Program Data to Flash for ISP function.

**Table 27. ISP program control Register (ISP\_CTL, 11H)**

7  
0

XE	YE	SE	OE	ER AS E	MA S1	PR OG	NV ST R
----	----	----	----	---------------	----------	----------	---------------

Bit Nu mber	Bit Mnemoni c	Function
0	NVSTR	Defines non-volatile store cycle.
1	PROG	Defines program cycle.
2	MAS1	Defines mass erase cycle, erase whole block.
3	ERASE	Defines erase cycle.
4	OE	Output enable, tri-state DOUT when OE=0.
5	SE	Sense amplifier enable.
6	YE	Y address enable, YMUX is disabled when YE=0.
7	XE	X address enable, all rows are disabled when XE=0.



**ISPADDL**  
**12H**  
**W**  
**xxxxB**

**Address:**

**Reset State: xxxx**

Address Low byte to Flash for ISP function.

**Table 28. ISP Address low byte Register (ISPADDL, 12H)**

7				YA DR 4/ A4	YA DR 3/ A3	YA DR 2/ A2	YA DR 1/ A1	YA DR 0/ A0
0	---	---	---					

Bit Number	Bit Mnemonic	Function
5:0	YADR[7:0] / A[4:0]	Address bus bit 0 to 4 (which indicates YADR 0 to 4)



**ISPADDH**

**13H**

**W**

**xxxxB**

**Address:**

**Reset State: xxxx**

Address high byte to Flash for ISP function.

**Table 29. ISP Address high byte Register (ISPADDH, 13H)**

7								
0								
YA	YA	YA	YA	YA	YA	YA	YA	YA
DR	DR	DR	DR	DR	DR	DR	DR	DR
7/ A12	6/ A11	5/ A10	4/ A9	3/ A8	2/ A7	1/ A6	0/ A5	

Bit Number	Bit Mnemonic	Function
7:0	YADR[7:0] ]/ A[12:5]	Address bus bit 5 to 12 (which indicates XADR 0 to 7)



**ISPDATA**

**14H**

**RW**

**xxxxH**

**Address:**

**Reset State: xxxx**

Program Data to Flash for ISP function.

**Table 30. ISP program data Register (ISPDATA, 14H)**

7	0	D7	D6	D5	D4	D3	D2	D1	D1
<b>Bit Number</b>	<b>Bit Mnemonic</b>	<b>Function</b>							
7:0	D	Program data bus to flash during ISP function							



**ADPWM\_C**

**15H**

**W**

**0000B**

**Address:**

**Reset State: 0000**

AD/PWM function control.

**Table 31. AD/PWM function control Register (ADPWM\_C, 15H)**

7	A	A	ADS	ADS	ADS	A	PWM	PWM
0	D	D	EL2	EL1	EL0	D	EN1	EN0
	O	E				r		
	N	N				e		
						f		

Bit Number	Bit Mnemonic	Function
0	PW MEN0	0: Disable channel 0 PWM function 1: Enable channel 0 PWM function
1	PW MEN1	0: Disable channel 1 PWM function 1: Enable channel 1 PWM function
2	ADref	0: Select VDD to be the reference voltage of ADC circuit 1: Select ADvref (P07) pin as the reference input voltage of ADC circuit
5:3	ADSEL[2:0]	000: Selected AD0 input pin 001: Selected AD1 input pin 010: Selected AD2 input pin 011: Selected AD3 input pin 100: Selected AD4 input pin 101: Selected AD5 input pin 110: Selected AD6 input pin 111: Selected AD7 input pin
6	ADEN	0: Disable ADC function 1: Enable ADC function
7	ADON	0: Disable ADC for power-down mode 1: Enable ADC for power-down mode



**ADCLK**

**16H**

**W**

**0000B**

**Address:**

**Reset State: x000**

ADC Sample clock control register.

**Table 21. Transmit FIFO Flag Register (TXFLG,0AH)**

7	0	--	--	--	--	--	ADC LK2	ADC LK1	ADC LK0
---	---	----	----	----	----	----	------------	------------	------------

Bit Number	Bit Mnemonic	Function
7	--	Reserved
6:5	--	Reserved
4:3	--	Reserved
2:0	ADCLK	000: AD clock=Fosc/2 (used for 8051 clock=0.5MHz) 001: AD clock=Fosc/4 (used for 8051 clock=1MHz) 010: AD clock=Fosc/8 (used for 8051 clock=2MHz) 011: AD clock=Fosc/16 (used for 8051 clock=4MHz) 100: AD clock=Fosc/32 (used for 8051 clock=6, 8MHz) 101: AD clock=Fosc/48 (used for 8051 clock=10~12MHz)



**KYADI**  
**17H**  
**RW(Read to clear)**  
**xxxxB**

**Address:**  
**Reset State: 00xx**

Keyboard/AD Interrupt Register. Contains Keyboard and ADC interrupt flags. A '1' Indicates that an interrupt is actively pending. All bits are cleared after a read.

**Table 33. Kayborad/AD Interrupt Register (KYADI, 17H)**

7	0	KEY INT	AD IN T	---	---	---	---	---	---
---	---	------------	---------------	-----	-----	-----	-----	-----	-----

Bit Nu mb er	Bit Mnemoni c	Function
7	KEYINT	Keyboard Interrupt Flag. This bit is set when any Keyboard Input pin (K10~K17) is low. This interrupt is used To wake-up CPU from powerdown mode or idle mode. In Normal operation, this interrupt is can also be set from External interrupt pins.
6	ADINT	A/D converter interrupt flag. This bit is set when the A/D data was converted.
5:0	---	Reserved: Values read Flashmemory these bits are indeterminate. Write zeros to these bits.

KYADI register can be read by CPU even if KINT\_IE and ADINT\_IE bits in USBKAIE (02h) are not enabled.



**RXDAT**

**18H**

**R**

**xxxxB**

**Address:**

**Reset State: xxxx**

Receive FIFO Data Register. Receive FIFO data specified by EPINDEX is stored And read Flashmemory this register.

**Table 34. Receive FIFO Data Register (RXDAT, 18H)**

7		
0	<b>RXDAT7:0</b>	
Bit Number	Bit Mnemonic	Function
7:0	RXDAT7:0	Receive Data Byte (read-only): To write data to the receive FIFO, the SIL writes to this register. To read data Flashmemory the receive FIFO, the 8051 CPU reads Flashmemory this register. The write pointer and read pointer are incremented automatically after a write and read, respectively.





**RXCON**  
**19H**  
**W**  
**xxxxB**

**Address:**

**Reset State: 0xx0**

Receive FIFO Control Register. Controls the receive FIFO.

**Table 35. Receive FIFO Control Register (RXCON, 19H)**

7	---	---	<b>RXF FRC</b>	---	---	---	---
0							
<b>Bit Nu mber</b>	<b>Bit Mnemoni c</b>	<b>Function</b>					
7	RXCLR	Clear the Receive FIFO: Set this bit to flush the entire receive FIFO. All flags in RXFLG revert to their reset states (RXEMP is set; all other flags clear). Hardware clears this bit when the flush operation is complete.					
6:5	---	Reserved: Values read Flashmemory these bits are indeterminate. Write zeros to these bits.					
4	RXFFRC	FIFO Read Complete: Set this bit to release the receive FIFO when a data set read is complete. Setting this bit clears the RXFULL bit ( in the RXFLG register) corresponding to the data set that was just read. Hardware clears this bit after the RXFULL bit is cleared. All data Flashmemory this data set must have been read. Note that FIFO Read Complete only works if STOVW and EDOVW are cleared.					
3:0	---	Reserved: Values read Flashmemory these bits are indeterminate. Write zeros to these bits.					



**RXFLG**

**1AH**

**RW(Write 0 to clear)**

**1000B**

**Address:**

**Reset State: xxxx**

Receive FIFO Flag register. These flags indicate the status of data packets in the Receive FIFO.

**Table 36. receive FIFO Flag Register (RXFLG, 1AH)**

7	---	---	---	---	RXE MP	RXF ULL	RX UR F	RX OV F
0								

Bit Number	Bit Mnemonic	Function
7:4	---	Reserved: Values read Flashmemory these bits are indeterminate. Write zeros to these bits.
3	RXEMP	Receive FIFO Empty Flag (read-only): Hardware sets this bit when the data set has been read out of the receive FIFO. Hardware clears this bit when the empty condition no longer exists. This is not a sticky bit and always tracks the current status. This flag is also set when a zero-length packet is received.
2	RXFULL	Receive FIFO Full Flag (read-only): This flag indicates the data set is present in the receive FIFO. Hardware sets this bit when the data set has been successfully received. This bit is cleared after write to RXCNT to reflect the condition of the data set. Likewise, this bit is cleared after setting of the RXFFRC bit.
1	RXURF	Receive FIFO Underrun Flag (read-, clear-only)*: Hardware sets this bit when an additional byte is read Flashmemory an empty receive FIFO. This bit is cleared through firmware by writing a '0' to this bit When the receive FIFO underruns, the read pointer will not advance – it remains locked in the empty position.



0	RXOVF	Receive FIFO Overrun Flag (read-, clear-only)*: This bit is set when the SIL writes an additional byte to a
---	-------	--

		receive FIFO with RXFULL = 1. This is a sticky bit that must be cleared through firmware by writing a '0' to this bit, although it can be cleared by hardware if a SETUP packet is received after an RXOVF error had already occurred. When the receive FIFO overruns, the write pointer will not advance – it remains locked in the full position.
--	--	---

\* When set, all transmission are NAKed.



**RXCNT**

**1BH**

**W**

**0000B**

**Address:**

**Reset State: 0000**

Receive FIFO Byte Count Register. This register is used to store the number of byte For the data packed received in the receive FIFO specified by EPINDEX.

**Table 37. Receive FIFO Byte Count Register (RXCNT, 1BH)**

7	0	---	---	---	---	<b>RXCNT3:0</b>
Bit Number	Bit Mnemonic	Function				
7:4	---	Reserved: Always zeros.				
3:0	RXCNT3:0	Byte Count (read-only): The number of bytes in data set being written to the receive FIFO. When this register is written, RXFULL is not set until reception is successfully acknowledged. After the SIL writes a data set to the RXFIFO, it writes the byte count to this register. The 8051 CPU reads the byte count Flashmemory this register to determine how many bytes to read Flashmemory the RXFIFO.				



**RXSTAT**  
**1CH**  
**RW(Write 0 to clear)**  
**0000B**

**Address:**  
**Reset State: 0000**

Endpoint Receive Status Register. Contains the current endpoint status of the receive FIFO specified by EPINDEX.

**Table 38. Endpoint Receive Status Register (RXSTAT, 1CH)**

Bit Number	Bit Mnemonic	Function
7	RXSEQ	Receive Endpoint Sequence Bit (read-only): This bit will be toggled on completion of an ACK handshake in response to an OUT token. This bit will be set (or created) by hardware after reception of SETUP token.
6	RXSETUP	Receive Setup Token (read-, clear-only): This bit is set by hardware when a valid SETUP token has been received. When set, this bit causes received IN or OUT token to be NAKED until the bit is cleared to allow a control transaction. IN or OUT token is NAKed even if the endpoint is stalled (RXSTL or TXSTL) to allow a control transaction to clear a stalled endpoint. Clear this bit upon detection of a SETUP token after the firmware is ready to complete the setup stage of control transaction.
5	STOVW	Start Overwrite Flag (read-only); Set by hardware upon receipt of SETUP token for any control endpoint to indicate that the receive FIFO is being overwritten with new SETUP data. When set, the FIFO state (RXFULL and read pointer) resets and is locked for this endpoint until EDOVW is set. This prevents a prior, ongoing firmware read Flashmemory corrupting the read pointer as the receive FIFO is being cleared and new data is being written into it. This bit is cleared by hardware at the end of handshake phase transmission of the setup stage. This bit is used only for control endpoint.



4	EDOVW	<p>End Overwrite Flag (read-, clear-only):          This flag is set by hardware during the handshake phase of a SETUP stage. It is set after every SETUP packet is received and must be cleared prior to reading the contents of the FIFO. When set, the FIFO state (RXFULL and read pointer) remains locked for this endpoint until this bit is cleared. This prevents a prior, ongoing firmware read Flashmemory corrupting the read pointer after the new data has been written into the receive FIFO. This bit is only used for control endpoint.</p> <p>Note: Make sure the EDOWV bit is cleared prior to reading the contents of the receive FIFO.</p>
3	---	Reserved: write zero to this bit.
2	RXVOID	<p>Receive Void Condition (read-only):          This bit is set when no valid data is received in response to a SETUP or OUT token due to one of the following conditions:</p> <ol style="list-style-type: none"> <li>1. The receive FIFO is still locked.</li> <li>2. The EPCON register RXSTL bit is set.</li> </ol> <p>This bit is set and cleared by hardware. This bit is updated by hardware at the end of the transaction in response to a valid OUT token.</p>
1	RXERR	<p>Receive Error (read-only):          Set when an error condition has occurred with the reception. Complete or partial data has been written into the receive FIFO. No handshake is returned. The error can be one of the following conditions:</p> <ol style="list-style-type: none"> <li>1. Data failed CRC check.</li> <li>2. Bit stuffing error.</li> <li>3. A receive FIFO goes into overrun or underrun condition while receiving.</li> </ol> <p>This bit is updated by hardware at the end of a valid SETUP or OUT token transaction. The corresponding receive done bit is set when active. This bit is updated with the RXACK bit at the end of data reception and is mutually exclusive with RXACK.</p>
0	RXACK	<p>Receive Acknowledged (read-only):          This bit is set when data is received completely into a receive FIFO and an ACK handshake is sent. This read-only bit is updated by hardware at the end of valid SETUP or OUT token transaction. The corresponding</p>



		receive done bit set when active. This bit is updated with the RXERR bit at the end of data reception and is mutually exclusive with RXERR.
--	--	---

Jess Technology



**ADL**  
**1DH**  
**R**  
**0000B**

**Address:**

**Reset State: 0000**

ADC Lower Byte Data.

**Table 39. ADC Lower Byte Data Register (ADL, 1DH)**

7								
	0							
AD B7	AD B6	AD B5	AD B4	AD B3	AD B2	AD B1	AD B0	
Bit Number	Bit Mnemonic	Function						
7:0	ADB	ADC Data lower byte						

**ADH**  
**1EH**

**Address:**





**R**  
**0000B**

**Reset State: 0000**

ADC Higher Byte Data Register.

**Table 40. ADC Higer Byte Data Register (ADH, 1EH)**

7	0	---	---	---	---	AD B11	AD B10	AD B9	AD B8
Bit Nu mber	Bit Mnemoni c	Function							
3:0	ADB	ADC Data higher byte [11:8]							

**SPKENV0**  
**10H**  
**W**

**Address:**

**Reset State:**



**0000 0000B**

Push-pull DA speaker output envelope Register.

**Table 41. Push-pull DA speaker output envelope (spkenv0, 10H)**

7  
0

<b>SPKENV0</b>		
Bit Number	Bit Mnemonic	Function
7:0	SPKENV0	Push-pull DA speaker output envelope

**SPKENV1**

**1FH**

**W**

**0000B**

**Address:**

**Reset State: 0000**

Push-pull DA speaker output envelope Register.

**Table 42. Push-pull DA speaker output envelope (SPKENV1, 1FH)**

7  
0

<b>SPKENV1</b>		
Bit Number	Bit Mnemonic	Function
7:0	SPKENV1	Push-pull DA speaker output envelope



7:0	SPKENV 1	Push-pull DA speaker output envelope
-----	-------------	--------------------------------------

## 7. AC and DC Electrical Characteristics

**Table 43. DC Electrical Characteristics**

(VCC=5V $\pm$  5%, GND=0V, TA=0~70 $^{\circ}$ C, F<sub>OSC</sub>=6MHz, unless otherwise noted)

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
V <sub>D</sub>	Supply Voltage		2.7	-	5.5	V
V <sub>IH</sub>	Input High Voltage		0.7 V <sub>D</sub>	-	V <sub>D</sub> +0.3	V
V <sub>IL</sub>	Input Low Voltage		0.3	-	0.3 V <sub>D</sub>	V
V <sub>OH</sub>	Output High Voltage (Port 0)	I <sub>OH</sub> = -25mA	V <sub>D</sub> 0.1	-	V <sub>D</sub>	V
V <sub>OH</sub>	Output High Voltage (Port 1~3)	I <sub>OH</sub> = -80uA	2.4	-	--	V
V <sub>OL</sub>	Output Low Voltage (Port 0)	I <sub>OL</sub> =25mA	0	-	0.4	V
V <sub>OL</sub>	Output Low Voltage (port 1~3)	I <sub>OL</sub> = 1.6mA	--	-	0.45	V
I <sub>IL</sub>	Input Leakage Current	0V<V <sub>IN</sub> <V <sub>DD</sub>	-1	-	1	$\mu$




						A
R <sub>p</sub> H	Pull High Resistance			25		K $\Omega$
I <sub>DD,OPT</sub>	Operating Current	F <sub>OSC</sub> = 6MHz, No load			2	mA
I <sub>DD,IDL</sub>	Idle Mode Current	F <sub>OSC</sub> = 6MHz, No load V3.3 regulator and 1.5K register turn off			200	$\mu$ A
I <sub>DD,PD</sub>	Power Down Mode Current	Oscillator disabled. No Load, V3.3 regulator and 1.5K register turn off			1	$\mu$ A
V <sub>33</sub>	4. 3V regulator output		3.0	3.3	3.6	V
V <sub>R</sub> ESE T	Reset Voltage <sub>note</sub>		3.5	3.6	3.7	V

Note: Reset voltage only valid when USB function is used.

**Table 44. Absolute Maximum Rating**

DC supply voltage	-0.3V to +7.0V
Input / Output voltage	GND - 0.3V to VCC + 0.3V
Operating ambient temperature	-0°C to +7°C
Storage temperature	-25°C to +125°C
Operating voltage (VCC)	+2.7V to 5.5V



**Figure 19. External Clock Drive Waveform**



**Table 45. AC Electrical Characteristics**

Symbol	Parameter	Min.	Max.	Unit
$1/T_{CLCL}$	Oscillator frequency	5.94	6.06	MHz
$T_{CHCX}$	High time	$0.35T_{CLCL}$	$0.65T_{LCL}$	nS
$T_{CLCX}$	Low time	$0.35T_{CLCL}$	$0.65T_{LCL}$	nS
$T_{CLCH}$	Rise time		20	nS
$T_{CHCL}$	Fall time		20	nS
$T_{POR}$	Power on reset internal High time	30		$\mu$ S

Note : 10K $\Omega$  pullup resistor, C= 50pF