



FLASH-ROM MODULE 16MByte (8M x 16-Bit) – Memory Stack
Type **Part No. HMF8M16F8V- 90**

GENERAL DESCRIPTION

The HMF8M16F8V is a high-speed flash read only memory (FROM) module containing 8,388,608 words organized in an x16bit configuration. The module consists of eight 2M x 8 FROM mounted on a 100-pin, MMC connector FR4-printed circuit board.

Commands are written to the command register using standard microprocessor write timings.

Register contents serve as input to an internal state-machine, which controls the erase and programming circuitry. Write cycles also internally latch addresses and data needed for the programming and erase operations. Reading data out of the device is similar to reading from 12.0V flash or EPROM devices.

Output enable (/OE) and write enable (/WE) can set the memory input and output. The host system can detect a program or erase operation is complete by observing the Ready Pin, or reading the DQ7(Data # Polling) and DQ6(Toggle) status bits. When FROM module is disable condition the module is becoming power standby mode, system designer can get low-power design. All module components may be powered from a single +3V DC power supply and all inputs and outputs are LVTTTL-compatible.

FEATURES

- w Part identification
 - HMF8M16F8V(Bottom boot block configuration)
- w Access time: 70, 80, 90, 120ns
- w High-density 16MByte design
- w High-reliability, low-power design
- w Single + 3V to 3.6V power supply
- w 100-Pin Designed
 - 50-Pin Fine Pitch MMC Connector P1,P2
- w Minimum 1,000,000 write cycle guarantee per sector
- w 20-year data retention at 125 °C
- w Flexible sector architecture
- w Embedded algorithms
- w Erase suspend / Erase resume


OPTIONS

- w Timing
 - 70ns access - 70
 - 80ns access - 80
 - 90ns access - 90
 - 120ns access -120

MARKING

- w Packages
 - FH 100-pin F


PIN ASSIGNMENT



50-PIN P1 Connector

50-PIN P2 Connector

FUNCTIONAL BLOCK DIAGRAM



TRUTH TABLE

MODE	/CS	/OE	/WE	RESET	DQ
STANDBY	$V_{CC} \pm 0.3V$	X	X	$V_{CC} \pm 0.3V$	HIGH-Z
RESET	X	X	X	L	HIGH-Z
SECTOR PROTECT	L	H	L	V_{ID}	D_{IN}, D_{OUT}
SECTOR UNPROTECT	L	H	L	V_{ID}	D_{IN}, D_{OUT}
READ	L	L	H	H	D_{OUT}
WRITE	L	H	L	H	D_{OUT}

Note : X means don't care, WE0* Low byte (D0~7) Write enable, WE1* High byte(D8~15) Write enable.

ABSOLUTE MAXIMUM RATINGS

PARAMETER	RATING
Voltage on Any Pin Relative to Vss	-0.5V to $V_{CC} + 0.5V$
Voltage on Vcc Supply Relative to Vss	-0.5V to +4.0V
Output Short Circuit Current	1,600mA
Storage Temperature	-65°C to +150°C
Operating Temperature	-0°C to +70°C

^w Stresses greater than those listed under " Absolute Maximum Ratings" may cause permanent damage to the device.

This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	RANGE
Vcc for regulated Supply Voltage	+3.0V to 3.6V
Vcc for full voltage	+2.7V to 3.6V

DC AND OPERATING CHARACTERISTICS

PARAMETER	TEST CONDITIONS	SYMBOL	MIN	MAX	UNITS
Input Load Current	$V_{IN} = V_{SS}$ to V_{CC} , $V_{CC} = V_{CC}$ max	I_{L1}		±8.0	μA
Output Leakage Current	$V_{OUT} = V_{SS}$ to V_{CC} , $V_{CC} = V_{CC}$ max	I_{L0}		±8.0	μA
Output High Voltage	$I_{OH} = -2.0mA$, $V_{CC} = V_{CC}$ min	V_{OH}	0.85 V_{CC}		V
Output Low Voltage	$I_{OL} = 4.0mA$, $V_{CC} = V_{CC}$ min	V_{OL}		0.45	V
Vcc Active Read Current	$/CE = V_{IL}$, $/OE = V_{IH}$, $f = 5MHz$	I_{CC1}		128	mA

Vcc Active Write Current	/CE = V _{IL} , /OE=V _{IH}	I _{CC2}		240	mA
Vcc Standby Current	/CE, RESET=V _{CC} ±0.3V	I _{CC3}		40	μA
Vcc Reset Current	/RESET=V _{SS} ±0.3V,	I _{CC4}		40	μA
Low Vcc Lock-Out Voltage		V _{LKO}	2.3	2.5	V

ERASE AND PROGRAMMING PERFORMANCE

PARAMETER	LIMITS			UNIT	COMMENTS
	MIN.	TYP.	MAX.		
Sector Erase Time	-	0.7	15	Sec	Excludes 00H programming prior to erasure
Byte Programming Time	-	9	300	μS	Excludes system-level overhead
Chip Programming Time	-	18	54	sec	Excludes system-level overhead

TSOP PIN CAPACITANCE

PARAMETER SYMBOL	PARAMETER DESCRIPTION		TEST SETUP	TYP.	MAX	UNIT
C _{IN}	Input Capacitance	Address	V _{IN} = 0	48	60	pF
		Data		24	30	
C _{OUT}	Output Capacitance		V _{OUT} = 0	8.5	12	pF
C _{IN2}	Control Pin Capacitance	/CE	V _{IN} = 0	7.5	9	pF
		/WE		30	36	
		/OE		60	72	

Notes: Test conditions T_A = 25° C, f=1.0 MHz.

AC CHARACTERISTICS


u Read Only Operations Characteristics

PARAMETER SYMBOLS		DESCRIPTION	TEST SETUP		-80	-90	UNIT
JEDEC	STANDARD				(NOTE1)	(NOTE1)	
t _{AVAV}	t _{RC}	Read Cycle Time		Min	80	90	ns
t _{AVQV}	t _{ACC}	Address to Output Delay	/CE = V _{IL} /OE = V _{IL}	Max	80	90	ns

t_{ELQV}	t_{CE}	Chip Enable to Output Delay	$/OE = V_{IL}$	Max	80	90	ns
t_{GLQV}	t_{OE}	Chip Enable to Output Delay		Max	80	90	ns
t_{EHQZ}	t_{DF}	Chip Enable to Output High-Z		Max	25	30	ns
t_{GHQZ}	t_{DF}	Output Enable to Output High-Z		Max	25	30	ns
t_{AXQX}	t_{QH}	Output Hold Time From Addresses, /CE or /OE, Whichever Occurs First		Min	0	0	ns

TEST CONDITIONS

Notes : Test Conditions : Output Load : 1TTL gate and 100 pF
 Input rise and fall times : 5 ns
 Input pulse levels: 0V to 3.0V
 Timing measurement reference level
 Input : 1.5 V
 Output : 1.5V



Note : $C_L = 100\text{pF}$ including jig capacitance

U Erase/Program Operations


PARAMETER SYMBOLS		DESCRIPTION		-80	-90	UNIT
JEDEC	STANDARD					
t _{AVAV}	t _{WC}	Write Cycle Time	Min	80	90	ns
t _{AVWL}	t _{AS}	Address Setup Time	Min	0	0	ns
t _{WLAX}	t _{AH}	Address Hold Time	Min	45	45	ns
t _{DVWH}	t _{DS}	Data Setup Time	Min	35	45	ns
t _{WHDX}	t _{DH}	Data Hold Time	Min	0	0	ns
	t _{OES}	Output Enable Setup Time	Min	0	0	ns
t _{GHWL}	t _{GHWL}	Read Recover Time Before Write	Min	0	0	ns
t _{ELWL}	t _{CS}	/CE Setup Time	Min	0	0	ns
t _{WHEH}	t _{CH}	/CE Hold Time	Min	0	0	ns
t _{WLWH}	t _{WP}	Write Pulse Width	Min	35	35	ns
t _{WHWL}	t _{WPH}	Write Pulse Width High	Min	30	30	ns
t _{WHWH1}	t _{WHWH1}	Byte Programming Operation	Typ	9	9	μs
t _{WHWH2}	t _{WHWH2}	Sector Erase Operation	Typ	0.7	0.7	sec
			Max	50	50	sec
	t _{VCS}	Vcc Setup Time	Min	50	50	μs
	t _{RB}	Recovery time from RY/BY	Min	0	0	μs
	t _{BUSY}	Program/Erase Valid to RY/BY Delay	Min	90	90	μs

U Alternate /CE Controlled Erase/Program Operations


PARAMETER SYMBOLS		DESCRIPTION		-80	-90	UNIT
JEDEC	STANDARD					
t _{AVAV}	t _{WC}	Write Cycle Time	Min	80	90	ns
t _{AVEL}	t _{AS}	Address Setup Time	Min	0	0	ns
t _{ELAX}	t _{AH}	Address Hold Time	Min	45	45	ns
t _{DVEH}	t _{DS}	Data Setup Time	Min	35	45	ns
t _{EHDX}	t _{DH}	Data Hold Time	Min	0	0	ns
	t _{OES}	Output Enable Setup Time	Min	0	0	ns
t _{GHEL}	t _{GHEL}	Read Recover Time Before Write /OE High to /WE Low	Min	0	0	ns
t _{WLEL}	t _{WS}	/WE Setup Time	Min	0	0	ns
t _{EHWH}	t _{WH}	/WE Hold Time	Min	0	0	ns

t_{ELEH}	t_{CP}	/CE Pulse Width	Min	35	35	ns
t_{EHEL}	t_{CPH}	/CE Pulse Width High	Min	30	30	ns
t_{WHWH1}	t_{WHWH1}	Byte Programming Operation	Typ	9	9	μ s
t_{WHWH2}	t_{WHWH2}	Sector Erase Operation	Typ	0.7	0.7	sec


U READ OPERATIONS TIMING




U RESET TIMING




U PROGRAM OPERATIONS TIMING




U CHIP/SECTOR ERASE OPERATION TIMINGS




DATA# POLLING TIMES(DURING EMBEDDED ALGORITHMS)




TOGGLE# BIT TIMINGS (DURING EMBEDDED ALGORITHMS)



U SECTOR PROTECT UNPROTECT TIMEING DIAGRAM





U ALTERNATE $CE\#$ CONTROLLED WRITE OPERATING TIMINGS



PACKAGE DIMENSIONS

UNIT: mm

(TOP Dimension)



-Connector

Part No. HMF8M16F8V-90

Top: 50-pin 0.6mm Pitch Free Height Plugs, AMP Part No. 316076-3

Bottom: 50-pin 0.6mm Pitch Free Height Receptacles, AMP Part No. 316077-3

ORDERING INFORMATION

Part Number	Density	Org.	Package	Component Number	Vcc	SPEED
HMF8M16F8V-90	16MByte	8MX 16bit	100 Pin-SMM	8EA	3.3V	90ns